数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TLE6232GP 数据表(PDF) 6 Page - Infineon Technologies AG

部件名 TLE6232GP
功能描述  Smart Six Channel Low-Side Switch
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INFINEON [Infineon Technologies AG]
网页  http://www.infineon.com
标志 INFINEON - Infineon Technologies AG

TLE6232GP 数据表(HTML) 6 Page - Infineon Technologies AG

Back Button TLE6232GP_09 Datasheet HTML 2Page - Infineon Technologies AG TLE6232GP_09 Datasheet HTML 3Page - Infineon Technologies AG TLE6232GP_09 Datasheet HTML 4Page - Infineon Technologies AG TLE6232GP_09 Datasheet HTML 5Page - Infineon Technologies AG TLE6232GP_09 Datasheet HTML 6Page - Infineon Technologies AG TLE6232GP_09 Datasheet HTML 7Page - Infineon Technologies AG TLE6232GP_09 Datasheet HTML 8Page - Infineon Technologies AG TLE6232GP_09 Datasheet HTML 9Page - Infineon Technologies AG TLE6232GP_09 Datasheet HTML 10Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
Data Sheet TLE 6232 GP
V2.3
Page
2009-11-18
6
Electrical Characteristics cont.
Parameter and Conditions
Symbol
Values
Unit
VS = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; Reset = H
(unless otherwise specified)
min
typ
max
5. Diagnostic Functions
Open Load Detection Voltage
VDS(OL)
0.52*
Vs
0.6*
Vs
0.68*
Vs
V
Short to Ground Detection Voltage
VDS(SHG)
0.32*
Vs
0.4*
Vs
0.48*
Vs
V
Diagnostic Current (incl. Leakage)
UOUTi,j = 14V
UOUTi,j = 0V
IOUTi,j
-IOUTi,j
325
50
580
130
980
250
µA
µA
Current Limitation; Overload Threshold Current
ID(lim) 1-4
ID(lim) 5,6
3
1.5
4
2
6
3
A
A
Over-temperature Shutdown Threshold
Hysteresis
Tth(sd)
Thys
170
5
--
10
200
20
°C
K
Fault Delay Time
td(fault)
60
120
240
µs
6. SPI-Timing
Serial Clock Frequency (@ CSO
≤ 50pF)
fSCK
DC
--
5
MHz
Serial Clock Period (1/fclk)
t
p(SCK)
200
--
--
ns
Serial Clock High Time
t
SCKH
50
--
--
ns
Serial Clock Low Time
t
SCKL
100
--
--
ns
Enable Lead Time (falling edge of CS to rising edge of
CLK
)
t
lead
100
--
--
ns
Enable Lag Time (falling edge of CLK to rising edge of CS ) t
lag
150
---
--
ns
Data Setup Time (required time SI to falling of CLK)
t
SU
20
--
--
ns
Data Hold Time (falling edge of CLK to SI)
t
H
20
--
--
ns
Disable Time
tDIS
--
--
100
ns
Transfer Delay Time
3
(
CS high time between two accesses)
tdt
150
--
--
ns
Data Valid Time
4
CL = 50 pF
CL = 100 pF
CL = 150 pF
tvalid
--
--
--
--
--
--
100
120
150
ns
ns
ns
3 This time is necessary between two write accesses. To get the correct diagnostic information, the transfer delay
time has to be extended to the maximum fault delay time td(fault)max = 200µs.
4 This parameter will not be tested but specified by design



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com