| 数据搜索系统,热门电子元器件搜索 |
|
TLE6232GP 数据表(PDF) 11 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE6232GP 数据表(HTML) 11 Page - Infineon Technologies AG |
|
11 / 20 page ![]() Data Sheet TLE 6232 GP V2.3 Page 2009-11-18 11 - SCON_REG: 8-bit (1 byte) length for serial control of the outputs (serial data bits) - DIAG_REG: 16-bit (2 byte) length. Contains the diagnostic information (2 bits per chan- nel), a common over-temperature bit and a common fault bit. Registers MUX_REG and SCON_REG are writeable as well as readable from the microcon- troller. The DIAG_REG can only be read from the µC. This leads to five different control bytes which are recognized by the IC. The following table shows the different modes. MSB LSB MSB LSB WR_SCON SI: SO: H L L H H L X X Z Z F OT DIA6 DIA5 D6 D5 D4 D3 D2 D1 X X DIA4 DIA3 DIA2 DIA1 Write to SCON Register. RD_SCON SI: SO: H L L H L H X X Z Z F OT DIA6 DIA5 X X X X X X X X SCON6 .. . SCON1 H H Read SCON Register WR_MUX SI: SO: H L H L H L X X Z Z F OT DIA6 DIA5 M6 M5 M4 M3 M2 M1 X X DIA4 DIA3 DIA2 DIA1 Write to MUX Register. RD_MUX SI: SO: H L H L L H X X Z Z F OT DIA6 DIA5 X X X X X X X X MUX6 . . MUX1 H H Read MUX Register RD_DIAG SI: SO H L L L L L X X Z Z F OT DIA6 DIA5 X X X X X X X X DIA4 DIA3 DIA2 DIA1 Read DIAG Register SI Control Byte SI Data Byte Note: ’X’ means ’don’t care’, because data will be ignored ’Dx’ represents the serial data bits, either being H (= OFF) or L (= ON) ’Mx’ enables parallel control of channel x H (=parallel) or L (=serial) ’Z’ means tri-state ’F’ is the common fault flag ’OT’ is the common over-temperature flag ’DIAx’ is the 2 bit diagnosis information per channel All other possible control bytes will lead to an ignorance of the data bits, but the full diagnosis information (like RD_DIAG command) is provided at the SO line. A reset of all fault registers (and OT bit) the will only be done if the RD_DIAG command was clocked in. Characteristics of the SPI Interface If the slave select signal at CS is High or bit 7 and bit 6 of the instruction byte differ from „1“ and „0“, the state machine is set on default condition, i.e. the state machine expects an in- struction. If the 5V-reset (RESET) is active, the SPI output SO is switched into tri-state. In order to increase the possible number of SPI participants on one and the same CS signal, bits 7 and 6 of the instruction byte are fixed as shown above. While receiving the first two bits of the instruction byte the data output SO has to be in tri-state. After having received the first two bits TLE6232 has to decide if it is addressed (bit 7 = high, bit 6 = low). In this case the remaining 6 bits of the instruction byte and the data byte are accepted and the diagnostic feedback respectively the data byte content (MUX, SCON) is sent to the microcontroller. Oth- erwise instruction and data bits are rejected and SO remains in tri-state. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |