MIC3003GML datasheet(9/75 Pages) MICREL

9 / 75 page

Micrel, Inc.

MIC3003

November 2009

M9999-111209-C

hbwhelp@micrel.com or (408) 955-1690

Pin Number

Pin Name

Pin Function

TXDISABLE

Digital input; Active high. The transmitter is disabled when this input is high or the STXDIS bit is

set to 1. The state of this input is always reflected in the TXDIS bit.

DATA

Digital I/O, open-drain, bi-directional serial data input/output.

CLK

Digital input. Serial clock input.

VIN/INT

If bit 4 (IE) in the USRCTL register is set to 0 (its default value), this pin is configured as an analog

input. If IE bit is set to 1, this pin is configured as an open-drain output.

Analog input: Multiplexed A/D input for monitoring supply voltage, with a 0V to 5.5V input range.

Open-drain output: outputs the internally generated active-low interrupt signal /INT.

RS0

Digital input. Receiver Rate Select input. ORed with soft rate select bit SRS0 to determine the

state of the RRSOUT pin. The state of this pin is always reflected in the RS0S bit.

GNDD

Ground return for digital functions.

QGPO

Open-drain output. Can be selected (via OEMCFG3 bit 7) to be an open-drain GPO or an active-

low, open-drain, pulsed reset signal output controlled by the status of bits [0-2] of byte A2h: FFh.

VDDD

Power supply input for digital functions.

RXLOS/

TRSOUT

Digital output. This programmable polarity, open-drain outputs has two purposes:

If OEMCFG6 bit 2 = 0, indicates the loss of the received signal as indicated by a level of received

optical power below the programmed RXLOS comparator threshold; may be wire-ORed with

external signals. Normal operation is indicated by a low level when OEMCFG6 bit 3 is set to 0 and

a high level when OEMCFG6 bit 3 is set to 1. RXLOS is de-asserted when VRX > LOSFLTn. The

LOS bit reflects the state of RXLOS whether driven by the MIC3003 or an external circuit.

If OEMCFG6 bit 2 = 1, TRSOUT is selected. This signal represents the transmitter rate select as

per the SFF specification. This output is controlled by the SRS1 bit ORed with the RS1 input.

RRSOUT/

GPO

Digital Output. Open-Drain or push-pull.

If OEMCFG3 bit 4 is set to 0, RRSOUT is selected. It represents the receiver rate select as per

SFF. This output is controlled by the SRS0 bit ORed with RS0 input and is open drain only.

If OEMCFG3 bit 4 is set to 1, GPO is selected. General-purpose, non-volatile output, it is

controlled by the GPO configuration bits in OEMCFG3.

COMP

Analog output. Compensation terminal for the APC loop. Connect a capacitor between this pin and

GNDA or VDDA with the appropriate value to tune the APC loop time constant to a desirable value.

VBIAS

Analog output. Buffered DAC output capable of sourcing or sinking up to 10mA under control of

the APC function to drive an external transistor or the APCSET pin of a laser diode driver for laser

diode DC bias. The output and feedback polarity are programmable to accommodate either an

NPN or a PNP transistor to drive a common-anode or common-cathode laser diode.

VMOD–

Analog input. This pin is the inverting terminal of the VMOD buffer op-amp. Connect to VMOD

(gain = 1) or a feedback resistor network to set a different gain value.

VMOD

Analog Output. Buffered DAC output to set the modulation current on the laser driver IC. Operates

with either a 0– VREF or a (VDD–VREF) – VDD output swing so as to generate either a ground-

referenced or a VDD referenced programmed voltage. A simple external circuit can be used to

generate a programmable current for those drivers that require a current rather than a voltage

input.

MIC3003GML 数据表(PDF) 9 Page - Micrel Semiconductor

MIC3003GML 数据表(HTML) 9 Page - Micrel Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

数据表下载