| 数据搜索系统,热门电子元器件搜索 |
|
80310 数据表(PDF) 10 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
80310 数据表(HTML) 10 Page - Freescale Semiconductor, Inc |
|
10 / 31 page ![]() Analog Integrated Circuit Device Data 10 Freescale Semiconductor 80310 FUNCTIONAL DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION Bandgap Integrated Supply TC80310 - Functional Block Diagram Logic & Control A/D Converter Supply Voltage Logic& Control Power Clock OTP Digital Die Temperature Phase Low & High Power Stage Divider/Filter POR LIN Charge Pump Drive and Protection Current Measurement Figure 7. Functional Internal Block Diagram SUPPLY VOLTAGE: FILTER/DIVIDER, BANDGAP, AND POR An input filter and divider provides a clean image of the battery to the digital regulation loop circuit. The divider ratio can be adjusted by OTP. The supply block provides the voltages for the internal blocks of the 80310: • Main logic • Analog permanently powered or not • LIN transceiver • Charge pump The purpose of the POR block is to generate a clean power-on signal to the main logic. The Bandgap block provides the voltage and current references for the other blocks. POWER STAGE: CHARGE PUMP, DRIVE AND PROTECTION, CURRENT MEASUREMENT The power stage of the circuit consists of the gate driver with a charge pump and protection to control a low side driver switching the excitation current. A short-circuit is instantaneously detected and the excitation current is turned off until the next regulation cycle. A freewheeling diode is inserted between the EXC and GND pins, across the excitation coil for the energy recirculation. The current measurement block provides a proportional value of the excitation current flowing in the high side switch. LOGIC AND CONTROL: DIGITAL The digital block gathers all the digital functions of the device. The main functionality is described in the device operation paragraph. CLOCK This block is the clock reference for the digital block. The oscillator generates a 5.0 V square wave at the frequency of 4.0 MHz in Normal mode operation. OTP This block allows an easy configuration and adjustment of the circuit. A set of NVM bits can be programmed during the factory test phase. They are described in Table 6. PHASE LOW & HIGH The phase detector monitors the Phase inputs and sends filtered low and high levels to the main logic when either one has reached the detection level (1.0 V at startup and 8.0 V afterwards). ADC The analog to digital converter is used in the voltage regulation loop, in the current feedback and in temperature measurement. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |