| 数据搜索系统,热门电子元器件搜索 |
|
STTS2002B2DN3F 数据表(PDF) 19 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STTS2002B2DN3F 数据表(HTML) 19 Page - STMicroelectronics |
|
19 / 52 page ![]() STTS2002 Temperature sensor registers Doc ID 15389 Rev 5 19/52 4.2 Configuration register (read/write) The 16-bit configuration register stores various configuration modes that are used to set up the sensor registers and configure according to application and JEDEC requirements (see Table 8 on page 19 and Table 9 on page 20). 4.2.1 Event thresholds All event thresholds use hysteresis as programmed in register address 0x01 (bits 10 through 9) to be set when they de-assert. 4.2.2 Interrupt mode The interrupt mode allows an event to occur where software may write a '1' to the clear event bit (bit 5) to de-assert the event Interrupt output until the next trigger condition occurs. 4.2.3 Comparator mode Comparator mode enables the device to be used as a thermostat. READs and WRITEs on the device registers will not affect the event output in comparator mode. The event signal will remain asserted until temperature drops outside the range or is re-programmed to make the current temperature “out of range”. 4.2.4 Shutdown mode The STTS2002 features a shutdown mode which disables all power-consuming activities (e.g. temperature sampling operations), and leaves the serial interface active. This is selected by setting shutdown bit (bit 8) to '1'. In this mode, the devices consume the minimum current (ISHDN), as shown in Table 30 on page 41. Note: Bit 8 cannot be set to '1' while bits 6 and 7 (the lock bits) are set to '1'. The device may be enabled for continuous operation by clearing bit 8 to '0'. In shutdown mode, all registers may be read or written to. Power recycling will also clear this bit and return the device to continuous mode as well. Table 8. Configuration register format Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 RFU RFU RFU RFU RFU Hysteresis Hysteresis Shutdown mode Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Critical lock bit Alarm lock bit Clear event Event output status Event output control Critical event only Event polarity Event mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |