数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CC2420-RTR1 数据表(PDF) 81 Page - Texas Instruments

部件名 CC2420-RTR1
功能描述  2.4 GHz IEEE 802.15.4 / ZigBee-ready RF Transceiver
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CC2420-RTR1 数据表(HTML) 81 Page - Texas Instruments

Back Button CC2420-RTR1 Datasheet HTML 77Page - Texas Instruments CC2420-RTR1 Datasheet HTML 78Page - Texas Instruments CC2420-RTR1 Datasheet HTML 79Page - Texas Instruments CC2420-RTR1 Datasheet HTML 80Page - Texas Instruments CC2420-RTR1 Datasheet HTML 81Page - Texas Instruments CC2420-RTR1 Datasheet HTML 82Page - Texas Instruments CC2420-RTR1 Datasheet HTML 83Page - Texas Instruments CC2420-RTR1 Datasheet HTML 84Page - Texas Instruments CC2420-RTR1 Datasheet HTML 85Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 92 page
background image
CC2420
SWRS041B
Page 81 of 89
38 Test Output Signals
The two digital output pins CCA and SFD,
can be set up to output test signals
defined
by
IOCFG1.CCAMUX
and
IOCFG1.SFDMUX
. This is summarized in
Table 12 and Table 13 below.
CCAMUX
Signal output on CCA pin
Description
0
CCA
Normal operation
1
ADC_Q[0]
ADC, Q-branch, LSB used for random number generation
2
DEMOD_RESYNC_LATE
High one 16 MHz clock cycle each time the demodulator
resynchronises late
3
LOCK_STATUS
Lock status, same as FSCTRL.LOCK_STATUS
4
MOD_CHIPCLK
Chip rate clock signal during transmission
5
MOD_SERIAL_CLK
Bit rate clock signal during transmission
6
FFCTRL_FS_PD
Frequency synthesizer power down, active high
7
FFCTRL_ADC_PD
ADC power down, active high
8
FFCTRL_VGA_PD
VGA power down, active high
9
FFCTRL_RXBPF_PD
Receiver bandpass filter power down, active high
10
FFCTRL_LNAMIX_PD
Receiver LNA / Mixer power down, active high
11
FFCTRL_PA_P_PD
Power amplifier power down, active high
12
AGC_UPDATE
High one 16 MHz clock cycle each time the AGC updates its gain
setting
13
VGA_PEAK_DET[1]
VGA Peak detector, gain stage 1
14
VGA_PEAK_DET[3]
VGA Peak detector, gain stage 3
15
AGC_LNAMIX_GAINMODE[1]
RF receiver front-end gain mode, bit 1
16
AGC_VGA_GAIN[1]
VGA gain setting, bit 1
17
VGA_RESET_N
VGA peak-detector reset sign, active low.
18
-
Reserved
19
-
Reserved
20
-
Reserved
21
-
Reserved
22
-
Reserved
23
CLK_8M
8 MHz clock signal output
24
XOSC16M_STABLE
16 MHz crystal oscillator stabilised, same as the status bit in Table
5
25
FSDIG_FREF
Frequency synthesizer, 4 MHz reference signal
26
FSDIG_FPLL
Frequency synthesizer, 4 MHz divided signal
27
FSDIG_LOCK_WINDOW
Frequency synthesizer, lock window
28
WINDOW_SYNC
Frequency synthesizer, synchronized lock window
29
CLK_ADC
ADC clock signal 1
30
ZERO
Low
31
ONE
High
Table 12. CCA test signal select table



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com