数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADL5201ACPZ-R7 数据表(PDF) 16 Page - Analog Devices

部件名 ADL5201ACPZ-R7
功能描述  Wide Dynamic Range, High Speed
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADL5201ACPZ-R7 数据表(HTML) 16 Page - Analog Devices

Back Button ADL5201ACPZ-R7 Datasheet HTML 12Page - Analog Devices ADL5201ACPZ-R7 Datasheet HTML 13Page - Analog Devices ADL5201ACPZ-R7 Datasheet HTML 14Page - Analog Devices ADL5201ACPZ-R7 Datasheet HTML 15Page - Analog Devices ADL5201ACPZ-R7 Datasheet HTML 16Page - Analog Devices ADL5201ACPZ-R7 Datasheet HTML 17Page - Analog Devices ADL5201ACPZ-R7 Datasheet HTML 18Page - Analog Devices ADL5201ACPZ-R7 Datasheet HTML 19Page - Analog Devices ADL5201ACPZ-R7 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 28 page
background image
ADL5201
Data Sheet
Rev. 0 | Page 16 of 28
Truth Table
Table 7. Gain Code vs. Voltage Gain Lookup Table
6-Bit Binary
Gain Code
Voltage
Gain (dB)
6-Bit Binary
Gain Code
Voltage
Gain (dB)
000000
20
100000
4
000001
19.5
100001
3.5
000010
19
100010
3
000011
18.5
100011
2.5
000100
18
100100
2
000101
17.5
100101
1.5
000110
17
100110
1
000111
16.5
100111
0.5
001000
16
101000
0
001001
15.5
101001
−0.5
001010
15
101010
−1
001011
14.5
101011
−1.5
001100
14
101100
−2
001101
13.5
101101
−2.5
001110
13
101110
−3
001111
12.5
101111
−3.5
010000
12
110000
−4
010001
11.5
110001
−4.5
010010
11
110010
−5
010011
10.5
110011
−5.5
010100
10
110100
−6
010101
9.5
110101
−6.5
010110
9
110110
−7
010111
8.5
110111
−7.5
011000
8
111000
−8
011001
7.5
111001
−8.5
011010
7
111010
−9
011011
6.5
111011
−9.5
011100
6
111100
−10
011101
5.5
111101
−10.5
011110
5
111110
−11
011111
4.5
111111
−11.5
LOGIC TIMING
To write to the ADL5201, refer to the timing shown in Figure 51.
The write mode uses a 16-bit serial word on the SDIO pin. The
R/W bit of the word must be low to write Bits[D5:D0], which are
the binary weighted codes for the attenuation level (0 = minimum
attenuation, 63 = maximum attenuation). The FA0 and FA1 bits
control the fast attack step size. The DNC bits are nonfunctional,
do not care bits.
Reading the ADL5201 SPI register requires the following two steps:
1.
Set the R/W bit high using a 16-bit word and the timing
shown in Figure 51. All other bits are ignored when the
R/W bit is high.
2.
The SDIO is used as an output during the next sequence.
The written pattern is serially clocked out on SDIO using
16 clocks and the timing shown in Figure 51. The R/W bit
automatically returns low to the write state following the
read sequence.
SCLK
CS
SDIO
tSCLK
tDS
tDS tDH
tPW
tDH
DNC
DNC
DNC
DNC
DNC
DNC
DNC
R/W
FA1
FA0
D5
D4
D3
D2
D1
D0
Figure 51. SPI Interface Read/Write Mode Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com