数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1047ARQZ-R7 数据表(PDF) 81 Page - Analog Devices

部件名 ADP1047ARQZ-R7
功能描述  Digital Power Factor Correction Controller
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1047ARQZ-R7 数据表(HTML) 81 Page - Analog Devices

Back Button ADP1047ARQZ-R7 Datasheet HTML 76Page - Analog Devices ADP1047ARQZ-R7 Datasheet HTML 77Page - Analog Devices ADP1047ARQZ-R7 Datasheet HTML 78Page - Analog Devices ADP1047ARQZ-R7 Datasheet HTML 79Page - Analog Devices ADP1047ARQZ-R7 Datasheet HTML 80Page - Analog Devices ADP1047ARQZ-R7 Datasheet HTML 81Page - Analog Devices ADP1047ARQZ-R7 Datasheet HTML 82Page - Analog Devices ADP1047ARQZ-R7 Datasheet HTML 83Page - Analog Devices ADP1047ARQZ-R7 Datasheet HTML 84Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 81 / 84 page
background image
Data Sheet
ADP1047/ADP1048
Rev. 0 | Page 81 of 84
IBAL CONFIGURATION REGISTER (ADP1048 ONLY)
Table 160. Register 0xFE95—IBAL Configuration (ADP1048 Only)
Bits
Bit Name
R/W
Description
7
IBAL disconnect
R/W
1 = disconnect the output of the current balance block from the PWM outputs.
0 = connect the output of the current balance block to the PWM outputs.
6
IBAL at load transient
R/W
0 = disable current balancing when the fast loop is triggered.
1 = enable current balancing when the fast loop is triggered.
It is recommended that this bit be set to 0.
[5:4]
RSVD
R
Reserved.
3
IBAL at low power
mode
R/W
1 = disable current balancing under low power mode if the output of the current balancing
block reaches the limit.
0 = enable current balancing under low power mode even if the output of the current
balancing block reaches the limit.
It is recommended that this bit be set to 1.
[2:0]
RSVD
R
Reserved.
DEBUG FLAG REGISTERS
Table 161. Register 0xFE96—Debug Flag 0
Bits
Bit Name
R/W
Description
7
OT_WARN
R
1 = measured temperature is above the value of OT_WARN_LIMIT.
6
OT_FAULT
R
1 = measured temperature is above the value of OT_FAULT_LIMIT.
5
TEMPERATURE
R
1 = temperature fault or warning.
4
UNKNOWN
R
1 = fault or warning not listed in Register 0x79, Bits[15:1].
3
MFR_FAULT
R
1 = manufacturer-specific fault or warning (Register 0xFE80, Register 0xFE81, Register 0xFE82).
2
PSON
R
1 = PSON signal (hardware or software) is inactive.
1
PGOOD
R
Power good. This flag is a programmable combination of other internal flags and refers to the
condition of the output voltage. A value of 1 means that the output of the PGOOD pin is low.
0
AC_OK
R
This flag is a programmable combination of other internal flags and refers to the condition of
the input voltage. A value of 1 means that the output of the AC_OK pin is low.
Table 162. Register 0xFE97—Debug Flag 1
Bits
Bit Name
R/W
Description
7
EEPROM_UNLOCKED
R
1 = EEPROM is unlocked and its contents can be written.
6
EEPROM_CRC
R
1 = downloaded EEPROM contents are incorrect.
5
I2C_ADDRESS
R
1 = the resistor on the ADD pin has a value that can cause an error in the address assignment
(the address falls too close to the threshold between two addresses).
4
FAST_LOOP
R
1 = fast loop compensation filter is in use.
3
MAX_MODULATION
R
1 = maximum modulation limit is reached.
2
MIN_MODULATION
R
1 = minimum modulation limit is reached.
1
SOFT_START
R
1 = system is in soft start sequence; fast loop filter is in use.
0
SYNC_LOCK
R
1 = external synchronization frequency is locked.
Table 163. Register 0xFE98—Debug Flag 2
Bits
Bit Name
R/W
Description
7
VIN_UV
R
1 = general input undervoltage fault (same as Register 0x7C, Bit 4).
6
VIN_LOW
R
1 = VAC is lower than VIN_OFF (Register 0x36). This signal shuts down the power supply.
5
VIN_UV_FAULT
R
1 = input voltage on VAC is smaller than the value in VIN_UV_FAULT_LIMIT (Register 0x59).
4
VIN_UV_WARN
R
1 = input voltage on VAC is smaller than the value in VIN_UV_WARN_LIMIT (Register 0x58).
3
LOW_LINE
R
1 = input voltage is higher than the high line threshold.
2
BROWN_OUT
R
1 = VAC is lower than the value stored in VIN_ON (Register 0x35).
1
CML
R
1 = communications, memory, or logic fault.
0
VDD_3.3V_OV
R
1 = an overvoltage condition is present on the VDD rail.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com