AD9518-2ABCPZ datasheet(11/64 Pages) AD

11 / 64 page

Data Sheet

AD9518-2

Rev. C | Page 11 of 64

LD, STATUS, AND REFMON PINS

Table 15.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

OUTPUT CHARACTERISTICS

When selected as a digital output (CMOS); there are other

modes in which these pins are not CMOS digital outputs;

see Table 44, Register 0x017, Register 0x01A, and

Output Voltage High (VOH)

2.7

Output Voltage Low (VOL)

0.4

MAXIMUM TOGGLE RATE

100

MHz

Applies when mux is set to any divider or counter output,

or PFD up/down pulse; also applies in analog lock detect

mode; usually debug mode only; beware that spurs may

couple to output when any of these pins are toggling

ANALOG LOCK DETECT

Capacitance

On-chip capacitance; used to calculate RC time constant

for analog lock detect readback; use a pull-up resistor

REF1, REF2, AND VCO FREQUENCY STATUS MONITOR

Normal Range

1.02

MHz

Frequency above which the monitor always indicates the

presence of the reference

Extended Range (REF1 and REF2 Only)

kHz

Frequency above which the monitor always indicates the

presence of the reference

LD PIN COMPARATOR

Trip Point

1.6

Hysteresis

260

POWER DISSIPATION

Table 16.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

POWER DISSIPATION, CHIP

Power-On Default

0.76

1.0

No clock; no programming; default register values;

does not include power dissipated in external resistors

Full Operation

1.1

1.7

PLL on; internal VCO = 2335 MHz; VCO divider = 2;

all channel dividers on; six LVPECL outputs at 584 MHz;

does not include power dissipated in external resistors

PD Power-Down

185

PD pin pulled low; does not include power dissipated

in terminations

PD Power-Down, Maximum Sleep

PD pin pulled low; PLL power-down, Register 0x010[1:0] =

01b; SYNC power-down, Register 0x230[2] = 1b; REF for

distribution power-down, Register 0x230[1] = 1b

VCP Supply

4.8

PLL operating; typical closed-loop configuration

POWER DELTAS, INDIVIDUAL FUNCTIONS

Power delta when a function is enabled/disabled

VCO Divider

VCO divider bypassed

REFIN (Differential)

All references off to differential reference enabled

REF1, REF2 (Single-Ended)

All references off to REF1 or REF2 enabled; differential

reference not enabled

VCO

CLK input selected to VCO selected

PLL

PLL off to PLL on, normal operation; no reference

enabled

Channel Divider

Divider bypassed to divide-by-2 to divide-by-32

LVPECL Channel (Divider Plus Output Driver)

160

No LVPECL output on to one LVPECL output on,

independent of frequency

LVPECL Driver

Second LVPECL output turned on, same channel

AD9518-2ABCPZ 数据表(PDF) 11 Page - Analog Devices

AD9518-2ABCPZ 数据表(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载