数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3190 数据表(PDF) 57 Page - Texas Instruments

部件名 TNETX3190
功能描述  ThunderSWITCHE 16/3 ETHERNETE SWITCH WITH 16 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3190 数据表(HTML) 57 Page - Texas Instruments

Back Button TNETX3190 Datasheet HTML 53Page - Texas Instruments TNETX3190 Datasheet HTML 54Page - Texas Instruments TNETX3190 Datasheet HTML 55Page - Texas Instruments TNETX3190 Datasheet HTML 56Page - Texas Instruments TNETX3190 Datasheet HTML 57Page - Texas Instruments TNETX3190 Datasheet HTML 58Page - Texas Instruments TNETX3190 Datasheet HTML 59Page - Texas Instruments TNETX3190 Datasheet HTML 60Page - Texas Instruments TNETX3190 Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 66 page
background image
TNETX3190
ThunderSWITCH
™ 16/3 ETHERNET™ SWITCH
WITH 16 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS046B – FEBRUARY 1998 – REVISED APRIL 1999
57
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
SDRAM subcycle
operating characteristics over recommended operating conditions (see Figure 17)
NO.
PARAMETER
MIN
MAX
UNIT
1
tc(DCLK)
Cycle time, DCLK
12
12
ns
2
tw(DCLKL)
Pulse duration, DCLK low
5
ns
3
tw(DCLKH)
Pulse duration, DCLK high
5
ns
4
td(DCLK)
Delay time, from DA, DRAS, DCAS, and DW valid to DCLK
4
ns
5
td(DA)
Delay time, from DCLK
↑ to DA, DRAS, DCAS, and DW invalid
2
ns
6
ten(DDW)
Enable time, from DCLK
↑ to before DD31–DD00 driven (write cycle)
0
ns
7
ten(DDR)
Enable time, from DCLK
↑ to before DD31–DD00 driven (read cycle)
0
ns
8
tdis(DDW)
Disable time, from DCLK
↑ to after DD31–DD00 (after final write cycle) to Z state
10
ns
9
tdis(DDR)
Disable time, from DCLK
↑ to after DD31–DD00 (after final read cycle) to Z state
11
ns
10
td(DDW)1
Delay time, from DD valid to DCLK
↑ (write cycle)
4
ns
11
td(DDW)2
Delay time, from DCLK
↑ to DD31–DD00 Z state (write cycle)
2
ns
12
td(DDR)1
Delay time, from DCLK
↑ to DD31–DD00 valid (read cycle)
10
ns
13
td(DDR)2
Delay time, from DCLK
↑ to DD31–DD00 invalid (read cycle)
0
ns
tt
Transition time, rise and fall, all signals
1
4
ns
DCLK
(output)
1
DA13–DA00
DRAS
DCAS
DW
(outputs)
DD31–DD00
(during writes)
(output)
DD31–DD00
(during reads)
(input)
Z
Z
Z
Z
2
3
4
5
6
10
8
11
12
9
13
7
Figure 17. SDRAM Subcycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com