数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

TNETX3190 数据表(PDF) 59 Page - Texas Instruments

部件名 TNETX3190
功能描述  ThunderSWITCHE 16/3 ETHERNETE SWITCH WITH 16 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3190 数据表(HTML) 59 Page - Texas Instruments

Back Button TNETX3190 Datasheet HTML 55Page - Texas Instruments TNETX3190 Datasheet HTML 56Page - Texas Instruments TNETX3190 Datasheet HTML 57Page - Texas Instruments TNETX3190 Datasheet HTML 58Page - Texas Instruments TNETX3190 Datasheet HTML 59Page - Texas Instruments TNETX3190 Datasheet HTML 60Page - Texas Instruments TNETX3190 Datasheet HTML 61Page - Texas Instruments TNETX3190 Datasheet HTML 62Page - Texas Instruments TNETX3190 Datasheet HTML 63Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 66 page
background image
TNETX3190
ThunderSWITCH
™ 16/3 ETHERNET™ SWITCH
WITH 16 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS046B – FEBRUARY 1998 – REVISED APRIL 1999
59
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
DIO/DMA read cycle
timing requirements (see Figure 19)
NO.
MIN
MAX
UNIT
1
tw(SCSL)
Pulse duration, SCS low
ns
2
tw(SCSH)
Pulse duration, SCS high
14
ns
3
tsu(SRNW)
Setup time, SRNW high before SCS
↓
0
ns
4
tsu(SAD)
Setup time, SAD1–SAD0 and SDMA valid before SCS
↓
0
ns
operating characteristics over recommended operating conditions (see Figure 19)
NO.
PARAMETER
MIN
MAX
UNIT
5
tw(SRDYH)
Pulse duration, SRDY high
12
ns
6
td(SRNW)
Delay time, from SRDY
↓ to SRNW↓
0
ns
7
td(SAD)
Delay time, from SRDY
↓ to SAD1–SAD0 and SDMA invalid
0
ns
8
td(SCS)
Delay time, from SRDY
↓ to SCS↑
0
ns
9
td(SRDY)
Delay time, from SDATA7–SDATA0 to SRDY
↓
0
ns
10
td(SRDYZH) Delay time, from SCS↓ to SRDY↑
0
ns
11
td(SRDY)2
Delay time, from SCS
↓ to SRDY↓†
0
ns
12
td(SDATAZ)
Delay time, from SCS
↑ to SDATA7–SDATA0 Z state
0
6
ns
13
td(SRDY)3
Delay time, from SCS
↑ to SRDY↑
0
12
ns
† When the switch is performing certain internal operations (e.g., EEPROM load), there may be a considerable delay (approximately 25–100 ms)
between SCS being asserted and SRDY being asserted.
SAD1–SAD0,
SDMA
(inputs)
SRNW
(input)
SCS
(input)
1
11
4
3
10
8
7
9
5
12
SDATA7–
SDATA0
(outputs)
SRDY
(output)
6
2
13
Z
Z
Z
Figure 19. DIO/DMA Read Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com