LRIS64K datasheet(28/100 Pages) STMICROELECTRONICS

28 / 100 page

Bit representation and coding

LRIS64K

28/100

Doc ID 15336 Rev 11

Bit representation and coding

Data bits are encoded using Manchester coding, according to the following schemes. For

the low data rate, same subcarrier frequency or frequencies is/are used, in this case the

number of pulses is multiplied by 4 and all times will increase by this factor. For the Fast

commands using one subcarrier, all pulse numbers and times are divided by 2.

9.1

Bit coding using one subcarrier

9.1.1

High data rate

A logic 0 starts with 8 pulses at 423.75 kHz (fC/32) followed by an unmodulated time of

18.88 µs as shown in Figure 12.

Figure 12.

Logic 0, high data rate, one subcarriers

For the fast commands, a logic 0 starts with 4 pulses at 423.75 kHz (fC/32) followed by an

unmodulated time of 9.44 µs as shown in Figure 13.

Figure 13.

Logic 0, high data rate, one subcarriers x2

A logic 1 starts with an unmodulated time of 18.88 µs followed by 8 pulses at 423.75 kHz

(fC/32) as shown in Figure 14.

Figure 14.

Logic 1, high data rate, one subcarriers

For the Fast commands, a logic 1 starts with an unmodulated time of 9.44 µs followed by 4

pulses of 423.75 kHz (fC/32) as shown in Figure 15.

Figure 15.

Logic 1, high data rate, one subcarriers x2

37.76µs

ai12076

18.88µs

ai12066

37.76µs

ai12077

18.88µs

ai12067

LRIS64K 数据表(PDF) 28 Page - STMicroelectronics

LRIS64K 数据表(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载