LRIS64K datasheet(30/100 Pages) STMICROELECTRONICS

部件名	LRIS64K

功能描述	64 Kbit EEPROM tag IC at 13.56 MHz with 64-bit UID and password based on ISO/IEC 15693 and ISO/IEC 18000-3 Mode 1

PDF	100 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

30 / 100 page

Bit representation and coding

LRIS64K

30/100

Doc ID 15336 Rev 11

9.2

Bit coding using two subcarriers

9.3

High data rate

A logic 0 starts with 8 pulses at 423.75 kHz (fC/32) followed by 9 pulses at 484.28 kHz

(fC/28) as shown in Figure 20. For the Fast commands, the x2 mode is not available.

Figure 20.

Logic 0, high data rate, two subcarriers

A logic 1 starts with 9 pulses at 484.28 kHz (fC/28) followed by 8 pulses at 423.75 kHz

(fC/32) as shown in Figure 21. For the Fast commands, the x2 mode is not available.

Figure 21.

Logic 1, high data rate, two subcarriers

9.4

Low data rate

A logic 0 starts with 32 pulses at 423.75 kHz (fC/32) followed by 36 pulses at 484.28 kHz

(fC/28) as shown in Figure 22. For the Fast commands, the x2 mode is not available.

Figure 22.

Logic 0, low data rate, two subcarriers

A logic 1 starts with 36 pulses at 484.28 kHz (fC/28) followed by 32 pulses at 423.75 kHz

(fC/32) as shown in Figure 23. For the Fast commands, the x2 mode is not available.

Figure 23.

Logic 1, low data rate, two subcarriers

37.46µs

ai12074

37.46µs

ai12073

149.84µs

ai12072

149.84µs

ai12075

LRIS64K 数据表(PDF) 30 Page - STMicroelectronics

LRIS64K 数据表(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载