REV. 0

–14–

AD607

Table I. AD607 Filter Termination Resistor Values for

Common IFs

Filter

Filter Termination Resistor

IF

Impedance

Values

R1

R2

R3

450 kHz

1500

Ω

174

Ω

1330

Ω

1500

Ω

455 kHz

1500

Ω

174

Ω

1330

Ω

1500

Ω

6.5 MHz

1000

Ω

215

Ω

787

Ω

1000

Ω

10.7 MHz

330

Ω

330

Ω

0

Ω

330

Ω

NOTES

Ω.

The maximum permissible signal level at MXOP is determined

by both voltage and current limitations. Using a 3 V supply and

VMID at 1.5 V, the maximum swing is about

±1.3 V. To attain

a voltage swing of

±1 V in the standard IF filter load of 165 Ω

load requires a peak drive current of about

±6 mA, which is well

within the linear capability of the mixer. However, these upper

limits for voltage and current should not be confused with issues

related to the mixer gain, already discussed. In an operational

system, the AGC voltage will determine the mixer gain, and

hence the signal level at the IF input pin IFHI; it will always be

less than

±56 mV (–15 dBm into 50 Ω), which is the limit of

the IF amplifier’s linear range.

IF Amplifier

Most of the gain in the AD607 arises in the IF amplifier strip,

which comprises four stages. The first three are fully differential

and each has a gain span of 25 dB for the nominal AGC voltage

range. Thus, in conjunction with the mixer’s variable gain, the

total gain exceeds 90 dB. The final IF stage has a fixed gain of

20 dB, and it also provides differential to single-ended conversion.

The IF input is differential, at IFHI (noninverting relative to the

output IFOP) and IFLO (inverting). Figure 36 shows a simpli-

fied schematic of the IF interface. The offset voltage of this

stage would cause a large dc output error at high gain, so it is

nulled by a low-pass feedback path from the IF output, also

shown in Figure 25. Unlike the mixer output, the signal at IFOP

DC feedback loop. It may be loaded by a resistance as low as

50

Ω which will normally be connected to VMID.

10k

Ω

10k

Ω

VMID

AD607

IFHI

IFLO

OFFSET FEEDBACK

LOOP

IFOP

Figure 36. Simplified Schematic of the IF Interface

The mixer’s RF input port is differential, that is, pin RFLO is

functionally identical to RFHI, and these nodes are internally

biased; we will generally assume that RFLO is decoupled to ac

ground. The RF port can be modeled as a parallel RC circuit as

shown in Figure 34.

C2

C1

C3

L1

RFHI

RFLO

AD607

C1, C2, L1: OPTIONAL MATCHING CIRCUIT

C3: COUPLES RFLO TO AC GROUND

Figure 34. Mixer Port Modeled as a Parallel RC Network;

an Optional Matching Network Is also Shown

nominal 1000

Ω resistor internally connected from pin LOIP to

VMID. The LO interface includes a preamplifier which mini-

mizes the drive requirements, thus simplifying the oscillator de-

sign and reducing LO leakage from the RF port. Internally, this

single-sided input is actually differential; the noninverting input

is referenced to pin VMID. The LO requires a single-sided drive

of

±50 mV, or –16 dBm in a 50 Ω system.

The mixer’s output passes through both a low-pass filter and a

buffer, which provides an internal differential to single-ended

signal conversion with a bandwidth of approximately 45 MHz.

Its output at pin MXOP is in the form of a single-ended current.

This approach eliminates the 6 dB voltage loss of the usual se-

ries termination by replacing it with shunt terminations at the

both the input and the output of the filter. The nominal conver-

sion gain is specified for operation into a total IF bandpass filter

(BPF) load of 165

Ω, that is, a 330 Ω filter, doubly-terminated

as shown in Figure 33. Note that these loads are connected to

bias point VMID, which is always at the midpoint of the supply

The conversion gain is measured between the mixer input and

the input of this filter, and varies between 1.5 dB and 26.5 dB

for a 165

Ω load impedance. Using filters of higher impedance,

the conversion gain can always be maintained at its specified

value or made even higher; for filters of lower impedance, of say

Thus, the use of a 50

Ω filter will result in a conversion gain that

is 5.2 dB lower. Figure 35 shows filter matching networks and

Table I lists resistor values.

IFLO

BPF

MXOP

VMID

IFHI

10

11

8

9

1nF

100nF

R3

100nF

R1

R2

Figure 35. Suggested IF Filter Matching Network. The

Values of R1 and R2 Are Selected to Keep the Impedance

at Pin MXOP at 165

Ω