AD607 datasheet(22/24 Pages) AD

22 / 24 page

REV. 0

–22–

AD607

If the AD607’s internal AGC detector is used, then the GAIN/

RSSI (Pin 12) becomes an output and the RSSI voltage appears

across C12, which serves as an integrating capacitor. This volt-

age must be monitored by a high impedance (100 k

Ω minimum)

probe. The internal AGC loop holds the IF voltage at IFOP

(Pin 14) at

±300 mV; in this application, about 6 dB of attenua-

tion is needed between pins IFOP and DMIP to avoid overload-

ing the I and Q demodulators.

Figure 48. Evaluation Board Test Setup

HP 6632A

PROGRAMMABLE

POWER SUPPLY

2.7V–6V

HP 3326

SYNTHESIZED

SIGNAL GENERATOR

10.710 MHz

FLUKE 6082A

SYNTHESIZED

SIGNAL GENERATOR

240 MHz

HP 8656A

SYNTHESIZED

SIGNAL GENERATOR

240.02 MHz

AD607

EVALUATION

BOARD

TEKTRONIX

11402A

OSCILLOSCOPE

WITH 11A32

PLUGIN

HP 8656A

SYNTHESIZED

SIGNAL GENERATOR

229.3 MHz

DATA PRECISION

DVC8200

PROGRAMMABLE

VOLTAGE SOURCE

HP 9920

IEEE CONTROLLER

HP9121

DISK DRIVE

MCL

ZFSC–2–1

COMBINER

IEEE –488 BUS

VPOS

FDIN

I OUTPUT

Q OUTPUT

MGC

In operation (Figure 48), the AD607 evaluation board draws

about 8.5 mA at midgain (59 dB). Use high impedance probes

to monitor signals from the demodulated I and Q outputs and

the IF output. The MGC voltage should be set such that the

signal level at DMIP does not exceed

±150 mV; signal levels

above this will overload the I and Q demodulators. The inser-

tion loss between IFOP and DMIP is typically 3 dB if a simple

low-pass filter (R8 and C2) is used and higher if a reverse-

terminated bandpass filter is used.

AD607 数据表(PDF) 22 Page - Analog Devices

AD607 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

AD607 数据表(PDF) 22 Page - Analog Devices

AD607 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载