 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD7887ARM 数据表(PDF) 2 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7887ARM 数据表(HTML) 2 Page - Analog Devices |
|
|
2 / 16 page  REV. B –2– AD7887–SPECIFICATIONS1 (VDD = +2.7 V to +5.25 V, VREF = +2.5 V External/Internal Reference unless otherwise noted, fSCLK = 2 MHz; TA = TMIN to TMAX, unless otherwise noted.) Parameter A Version 1 B Version 1 Units Test Conditions/Comments DYNAMIC PERFORMANCE Signal to Noise + Distortion Ratio 2, 3 (SNR) 71 71 dB typ fIN = 10 kHz Sine Wave, fSAMPLE = 125 kSPS Total Harmonic Distortion 2 (THD) –80 –80 dB typ fIN = 10 kHz Sine Wave, fSAMPLE = 125 kSPS Peak Harmonic or Spurious Noise 2 –80 –80 dB typ fIN = 10 kHz Sine Wave, fSAMPLE = 125 kSPS Intermodulation Distortion 2 (IMD) Second Order Terms –80 –80 dB typ fa = 9.983 kHz, fb = 10.05 kHz, fSAMPLE = 125 kSPS Third Order Terms –80 –80 dB typ fa = 9.983 kHz, fb = 10.05 kHz, fSAMPLE = 125 kSPS Channel-to-Channel Isolation 2 –80 –80 dB typ fIN = 25 kHz Full Power Bandwidth 2.5 2.5 MHz typ @ 3 dB DC ACCURACY Any Channel Resolution 12 12 Bits Integral Nonlinearity 2 ±2 ± 1 LSB max Differential Nonlinearity 2 ±2 ± 1 LSB max Guaranteed No Missing Codes to 11 Bits (A Grade) Offset Error 2 ±3 ± 3 LSB max VDD = 5 V, Dual-Channel Mode ±4 ± 4 LSB max VDD = 3 V, Dual-Channel Mode ±6 ± 6 LSB typ Single-Channel Mode Offset Error Match 2 0.5 0.5 LSB max Gain Error 2 ±2 ± 2 LSB max Dual-Channel Mode ±1 ± 1 LSB max Single-Channel Mode, External Reference ±6 ± 6 LSB typ Single-Channel Mode, Internal Reference Gain Error Match 2 2 2 LSB max ANALOG INPUT Input Voltage Ranges 0 to VREF 0 to VREF Volts Leakage Current ±5 ± 5 µA max Input Capacitance 20 20 pF typ REFERENCE INPUT/OUTPUT REFIN Input Voltage Range 2.5/VDD 2.5/VDD V min/max Functional from 1.2 V Input Impedance 10 10 k Ω typ Very High Impedance If Internal Reference Disabled REFOUT Output Voltage 2.45/2.55 2.45/2.55 V min/max REFOUT Tempco ±50 ±50 ppm/ °C typ LOGIC INPUTS Input High Voltage, VINH 2.4 2.4 V min VDD = +4.75 V to +5.25 V 2.1 2.1 V min VDD = +2.7 V to +3.6 V Input Low Voltage, VINL 0.8 0.8 V max VDD = +2.7 V to +5.25 V Input Current, IIN ±1 ± 1 µA max Typically 10 nA, VIN = 0 V or VDD Input Capacitance, CIN 4 10 10 pF max LOGIC OUTPUTS Output High Voltage, VOH ISOURCE = 200 µA VDD – 0.5 VDD – 0.5 V min VDD = +2.7 V to +5.25 V Output Low Voltage, VOL 0.4 0.4 V max ISINK = 200 µA Floating-State Leakage Current ±1 ± 1 µA max Floating-State Output Capacitance 5 10 10 pF max Output Coding Straight (Natural) Binary CONVERSION RATE Throughput Time 16 16 SCLK Cycles Conversion Time + Acquisition Time 125 kSPS with 2 MHz Clock Track/Hold Acquisition Time 2 1.5 1.5 SCLK Cycles Conversion Time 14.5 14.5 SCLK Cycles 7.25 µs (2 MHz Clock) |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
