数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

INTEDG 数据表(PDF) 164 Page - Microchip Technology

部件名 INTEDG
功能描述  64-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology
PDF  478 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

INTEDG 数据表(HTML) 164 Page - Microchip Technology

Back Button INTEDG Datasheet HTML 160Page - Microchip Technology INTEDG Datasheet HTML 161Page - Microchip Technology INTEDG Datasheet HTML 162Page - Microchip Technology INTEDG Datasheet HTML 163Page - Microchip Technology INTEDG Datasheet HTML 164Page - Microchip Technology INTEDG Datasheet HTML 165Page - Microchip Technology INTEDG Datasheet HTML 166Page - Microchip Technology INTEDG Datasheet HTML 167Page - Microchip Technology INTEDG Datasheet HTML 168Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 164 / 478 page
background image
PIC16(L)F1946/47
DS41414D-page 164
 2010-2012 Microchip Technology Inc.
TABLE 16-1:
ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES
FIGURE 16-2:
ANALOG-TO-DIGITAL CONVERSION TAD CYCLES
ADC Clock Period (TAD)
Device Frequency (FOSC)
ADC
Clock Source
ADCS<2:0>
32 MHz
20 MHz
16 MHz
8 MHz
4 MHz
1 MHz
Fosc/2
000
62.5ns(2)
100 ns(2)
125 ns(2)
250 ns(2)
500 ns(2)
2.0
s
Fosc/4
100
125 ns(2)
200 ns(2)
250 ns(2)
500 ns(2)
1.0
s4.0 s
Fosc/8
001
0.5
s(2)
400 ns(2)
0.5
s(2)
1.0
s2.0 s
8.0
s(3)
Fosc/16
101
800 ns
800 ns
1.0
s2.0 s4.0 s
16.0
s(3)
Fosc/32
010
1.0
s1.6 s2.0 s4.0 s
8.0
s(3)
32.0
s(3)
Fosc/64
110
2.0
s3.2 s4.0 s
8.0
s(3)
16.0
s(3)
64.0
s(3)
FRC
x11
1.0-6.0
s(1,4)
1.0-6.0
s(1,4)
1.0-6.0
s(1,4)
1.0-6.0
s(1,4)
1.0-6.0
s(1,4)
1.0-6.0
s(1,4)
Legend:
Shaded cells are outside of recommended range.
Note 1:
The FRC source has a typical TAD time of 1.6
s for VDD.
2:
These values violate the minimum required TAD time.
3:
For faster conversion times, the selection of another clock source is recommended.
4:
The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the
system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the
device in Sleep mode.
TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8
TAD11
Set GO bit
Holding capacitor is disconnected from analog input (typically 100 ns)
TAD9 TAD10
TCY - TAD
ADRESH:ADRESL is loaded, GO bit is cleared,
ADIF bit is set, holding capacitor is connected to analog input.
Conversion starts
b0
b9
b6
b5
b4
b3
b2
b1
b8
b7
On the following cycle:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com