数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AR1010T-I/ML 数据表(PDF) 21 Page - Microchip Technology

部件名 AR1010T-I/ML
功能描述  Resistive Touch Screen Controller
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

AR1010T-I/ML 数据表(HTML) 21 Page - Microchip Technology

Back Button AR1010T-I/ML Datasheet HTML 17Page - Microchip Technology AR1010T-I/ML Datasheet HTML 18Page - Microchip Technology AR1010T-I/ML Datasheet HTML 19Page - Microchip Technology AR1010T-I/ML Datasheet HTML 20Page - Microchip Technology AR1010T-I/ML Datasheet HTML 21Page - Microchip Technology AR1010T-I/ML Datasheet HTML 22Page - Microchip Technology AR1010T-I/ML Datasheet HTML 23Page - Microchip Technology AR1010T-I/ML Datasheet HTML 24Page - Microchip Technology AR1010T-I/ML Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 70 page
background image
 2009-2012 Microchip Technology Inc.
Preliminary
DS41393B-page 21
AR1000 SERIES RESISTIVE TOUCH SCREEN CONTROLLER
5.0
SPI COMMUNICATIONS
SPI operates in Slave mode with an Idle low SCK and
data transmitted on the SCK falling edge.
5.1
SPI Hardware Interface
A summary of the hardware interface pins is shown
below in Table 5-1.
SCK Pin
• The AR1021 controller’s SCL/SCK/TX pin
receives Serial Clock (SCK), controlled by the
host.
• The Idle state of the SCK should be low.
• Data is transmitted on the falling edge of SCK.
SDI Pin
• The AR1021 controller’s SDI/SDA/RX pin reads
Serial Data Input (SDI), sent by the host.
SDO Pin
• The AR1021 controller’s SDO pin presents Serial
Data Output (SDO) to the host.
SIQ Pin
• The AR1021 controller’s SIQ pin provides an
optional interrupt output from the controller to the
host.
• The SIQ pin is asserted high when the controller
has data available (a touch report or a command
response) for the host.
• The SIQ pin is deasserted after the host clocks
out the first byte of the data packet.
SS Pin
• The AR1021 controller’s SS pin provides optional
“slave select” functionality.
In the ‘inactive’ state, the controller’s SDO pin presents
a high-impedance in order to prevent bus contention
with another device on the SPI bus.
TABLE 5-1:
SPI HARDWARE INTERFACE
AR1021 Pin
Description
M1
Connect to VDD to select SPI communications
SDI
Serial data sent from master
SCK
Serial clock to master
SDO
Serial data to master SPI
SIQ
Interrupt output to master (optional)
SS
Slave Select (optional)
Note:
The AR1000 Development kit PICkit™
Serial Pin 1 is designated for the SIQ
interrupt pin after the firmware updated is
executed for the PICkit.
SS Pin Level
AR1021 Select
VSS
Active
VDD
Inactive



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com