数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AR1010T-I/ML 数据表(PDF) 18 Page - Microchip Technology

部件名 AR1010T-I/ML
功能描述  Resistive Touch Screen Controller
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

AR1010T-I/ML 数据表(HTML) 18 Page - Microchip Technology

Back Button AR1010T-I/ML Datasheet HTML 14Page - Microchip Technology AR1010T-I/ML Datasheet HTML 15Page - Microchip Technology AR1010T-I/ML Datasheet HTML 16Page - Microchip Technology AR1010T-I/ML Datasheet HTML 17Page - Microchip Technology AR1010T-I/ML Datasheet HTML 18Page - Microchip Technology AR1010T-I/ML Datasheet HTML 19Page - Microchip Technology AR1010T-I/ML Datasheet HTML 20Page - Microchip Technology AR1010T-I/ML Datasheet HTML 21Page - Microchip Technology AR1010T-I/ML Datasheet HTML 22Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 70 page
background image
AR1000 SERIES RESISTIVE TOUCH SCREEN CONTROLLER
DS41393B-page 18
Preliminary
 2009-2012 Microchip Technology Inc.
4.2
I2C Pin Voltage Level
Characteristics
4.3
Addressing
The AR1021’s device ID 7-bit address is: 0x4D
(0b1001101)
4.4
Master Read Bit Timing
Master read is to receive touch reports and command
responses from the AR1021.
• Address bits are latched into the AR1021 on the
rising edges of SCL.
• Data bits are latched out of the AR1021 on the
rising edges of SCL.
• ACK is presented (by AR1021 for address, by
master for data) on the ninth clock.
• The master must monitor the SCL pin prior to
asserting another clock pulse, as the AR1021
may be holding off the master by stretching the
clock.
FIGURE 4-1:
I2C MASTER READ BIT TIMING DIAGRAM
Steps
1.
SCL and SDA lines are Idle high.
2.
Master presents “Start” bit to the AR1021 by
taking SDA high-to-low, followed by taking SCL
high-to-low.
3.
Master presents 7-bit Address, followed by a
R/W = 1 (Read mode) bit to the AR1021 on
SDA, at the rising edge of eight master clock
(SCL) cycles.
4.
AR1021 compares the received address to its
device ID. If they match, the AR1021
acknowledges (ACK) the master sent address
by presenting a low on SDA, followed by a
low-high-low on SCL.
5.
Master monitors SCL, as the AR1021 may be
“clock stretching”, holding SCL low to indicate
that the master should wait.
TABLE 4-2:
I2C PIN VOLTAGE LEVEL CHARACTERISTICS
Function
Pin
Input
Output
SCL/SCK
SCL/SCK/TX
VSS ≤ VIL≤ 0.2*VDD
0.8*VDD ≤ VIH ≤ VDD
SDO
SDO
VSS ≤ VOL(1) ≤ (1.2V – 0.15*VDD)(2)
(1.25*VDD – 2.25V)(3) ≤ VOH(1) ≤ VDD
SDA
SDI/SDA/RX
VSS ≤ VIL ≤ 0.2*VDD
0.8*VDD ≤ VIH ≤ VDD
Open-drain
Note 1:
These parameters are characterized but not tested.
2:
At 10 mA.
3:
At –4 mA.
TABLE 4-3:
I2C DEVICE ID ADDRESS
Device ID Address, 7-bit
A7
A6
A5
A4
A3
A2
A1
10
0
1
1
0
1
TABLE 4-4:
I2C DEVICE WRITE ID
ADDRESS
A7
A6
A5
A4 A3 A2 A1 A0
1
0
0
1
1
010
0x9A
TABLE 4-5:
I2C DEVICE READ ID
ADDRESS
A7
A6
A5
A4 A3 A2 A1 A0
1
0
0
1
1
011
0x9B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com