 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
OMAP3530ECBC 数据表(PDF) 253 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
OMAP3530ECBC 数据表(HTML) 253 Page - Texas Instruments |
|
|
253 / 264 page  OMAP3530/25 Applications Processor www.ti.com SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009 Table 6-150. JTAG Timing Conditions – Adaptive Clock Mode TIMING CONDITION PARAMETER VALUE UNIT Input Conditions tR Input signal rise time 5 ns tF Input signal fall time 5 ns Output Conditions CLOAD Output load capacitance 30 pF Table 6-151. JTAG Timing Requirements – Adaptive Clock Mode(1) NO. PARAMETER 1.15 V 1.0 V UNIT MIN MAX MIN MAX JA4 tc(tck) Cycle time(2), jtag_tck period 50 50 ns JA5 tw(tckL) Typical pulse duration, jtag_tck low 0.5*P(3) 0.5*P(3) ns JA6 tw(tckH) Typical pulse duration, jtag_tck high 0.5*P(3) 0.5*P(3) ns tdc(lclk) Duty cycle error, jtag_tck –2500 2500 –2500 2500 ps tj(lclk) Cycle jitter(4), jtag_tck –1500 1500 –1500 1500 ps JA7 tsu(tdiV-tckH) Setup time, jtag_tdi valid before jtag_tck high 13.8 13.8 ns JA8 th(tdiV-tckH) Hold time, jtag_tdi valid after jtag_tck high 13.8 13.8 ns JA9 tsu(tmsV-tckH) Setup time, jtag_tms valid before jtag_tck high 13.8 13.8 ns JA10 th(tmsV-tckH) Hold time, jtag_tms valid after jtag_tck high 13.8 13.8 ns (1) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified. (2) Related with the input maximum frequency supported by the JTAG module. (3) P = jtag _tck period in ns. (4) Maximum cycle jitter supported by jtag _tck input clock. Table 6-152. JTAG Switching Characteristics – Adaptive Clock Mode NO. PARAMETER 1.15 V 1.0 V UNIT MIN MAX MIN MAX JA1 tc(rtck) Cycle time(1), jtag_rtck period 50 50 ns JA2 tw(rtckL) Typical pulse duration, jtag_rtck low 0.5*PO(2) 0.5*PO(2) ns JA3 tw(rtckH) Typical pulse duration, jtag_rtck high 0.5*PO(2) 0.5*PO(2) ns tdc(rtck) Duty cycle error, jtag_rtck –2500 2500 –2500 2500 ps tj(rtck) Jitter standard deviation(3), jtag_rtck 33.3 33.3 ps tR(rtck) Rise time, jtag_rtck 4 4 ns tF(rtck) Fall time, jtag_rtck 4 4 ns JA11 td(rtckL-tdoV) Delay time, jtag_rtck low to jtag_tdo valid –14.6 14.6 –14.6 14.6 ns tR(tdo) Rise time, jtag_tdo, 4 4 ns tF(tdo) Fall time, jtag_tdo 4 4 ns (1) Related with the jtag _rtck maximum frequency programmable. (2) PO = jtag _rtck period in ns. (3) The jitter probability density can be approximated by a Gaussian function. Submit Documentation Feedback TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS 253 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
