 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
STM32F372VB 数据表(PDF) 89 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F372VB 数据表(HTML) 89 Page - STMicroelectronics |
|
|
89 / 128 page  STM32F37x Electrical characteristics Doc ID 022691 Rev 3 89/128 6.3.16 Communications interfaces I 2C interface characteristics Unless otherwise specified, the parameters given in Table 56 are derived from tests performed under ambient temperature, fPCLK1 frequency and VDD supply voltage conditions summarized in Table 22. The I 2C interface meets the requirements of the standard I2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open- drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present. The I 2C characteristics are described in Table 56. Refer also to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL). Table 56. I2C characteristics(1) Symbol Parameter Standard mode Fast mode Fast mode Plus Unit Min Max Min Max Min Max tw(SCLL) SCL clock low time 4.7 1.3 0.5 µs tw(SCLH) SCL clock high time 4.0 0.6 0.26 tsu(SDA) SDA setup time 250 100 50 ns th(SDA) SDA data hold time 0(2) 3450(3) 0(2) 900(3) 0(4) 450(3) tr(SDA) tr(SCL) SDA and SCL rise time 1000 300 120 tf(SDA) tf(SCL) SDA and SCL fall time 300 300 120 th(STA) Start condition hold time 4.0 0.6 0.26 µs tsu(STA) Repeated Start condition setup time 4.7 0.6 0.26 tsu(STO) Stop condition setup time 4.0 0.6 0.26 s tw(STO:STA) Stop to Start condition time (bus free) 4.7 1.3 0.5 s Cb Capacitive load for each bus line 400 400 550 pF 1. The I2C characteristics are the requirements from I2C bus specification rev03. They are guaranteed by design when I2Cx_TIMING register is correctly programmed (Refer to reference manual). These characteristics are not tested in production. 2. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL. 3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal. 4. The device must internally provide a hold time of at least 120ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
