数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F373VC 数据表(PDF) 91 Page - STMicroelectronics

部件名 STM32F373VC
功能描述  ARM Cortex-M4F 32b MCUFPU, up to 256KB Flash32KB SRAM timers
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F373VC 数据表(HTML) 91 Page - STMicroelectronics

Back Button STM32F373VC Datasheet HTML 87Page - STMicroelectronics STM32F373VC Datasheet HTML 88Page - STMicroelectronics STM32F373VC Datasheet HTML 89Page - STMicroelectronics STM32F373VC Datasheet HTML 90Page - STMicroelectronics STM32F373VC Datasheet HTML 91Page - STMicroelectronics STM32F373VC Datasheet HTML 92Page - STMicroelectronics STM32F373VC Datasheet HTML 93Page - STMicroelectronics STM32F373VC Datasheet HTML 94Page - STMicroelectronics STM32F373VC Datasheet HTML 95Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 128 page
background image
STM32F37x
Electrical characteristics
Doc ID 022691 Rev 3
91/128
SPI/I2S characteristics
Unless otherwise specified, the parameters given in Table 58 for SPI or in Table 59 for I2S
are derived from tests performed under ambient temperature, fPCLKx frequency and VDD
supply voltage conditions summarized in Table 22.
Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).
Table 58.
SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
(1)
SPI clock frequency
Master mode
18
MHz
Slave mode
18
tr(SCK)
tf(SCK)
(1)
SPI clock rise and fall
time
Capacitive load: C = 30 pF
8
ns
DuCy(SCK)(1)
SPI slave input clock
duty cycle
Slave mode
30
70
%
tsu(NSS)
(1)
1.
Data based on characterization results, not tested in production.
NSS setup time
Slave mode
2Tpclk
ns
th(NSS)
(1)
NSS hold time
Slave mode
4Tpclk
tw(SCKH)
(1)
tw(SCKL)
(1)
SCK high and low time
Master mode, fPCLK = 36 MHz,
presc = 4
Tpclk/2
- 3
Tpclk/2
+ 3
tsu(MI)
(1)
tsu(SI)
(1)
Data input setup time
Master mode
5.5
Slave mode
6.5
th(MI)
(1)
Data input hold time
Master mode
5
th(SI)
(1)
Slave mode
5
ta(SO)
(1)(2)
2.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
the data.
Data output access time Slave mode, fPCLK = 24 MHz
0
4Tpclk
tdis(SO)
(1)(3)
3.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
the data in Hi-Z.
Data output disable time Slave mode
0
24
tv(SO)
(1)
Data output valid time
Slave mode (after enable edge)
39
tv(MO)
(1)
Data output valid time
Master mode (after enable edge)
3
th(SO)
(1)
Data output hold time
Slave mode (after enable edge)
15
th(MO)
(1)
Master mode (after enable edge)
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com