MPC8315CVRADDA datasheet(4/106 Pages) FREESCALE

4 / 106 page

MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

MPC8315E Features

— Combines a True Random Number Generator (TRNG) and a NIST-approved Pseudo-Random

Number Generator (PRNG) (as described in Annex C of FIPS140-2 and ANSI X9.62).

•

Cyclical Redundancy Check Hardware Accelerator (CRCA)

— Implements CRC32C as required for iSCSI header and payload checksums, CRC32 as required

for IEEE 802 packets, as well as for programmable 32 bit CRC polynomials

2.4

DDR Memory Controller

The DDR1/DDR2 memory controller includes the following features:

•

Single 16- or 32-bit interface supporting both DDR1 and DDR2 SDRAM

•

Support for up to 266 MHz data rate

•

Support for two physical banks (chip selects), each bank independently addressable

•

64-Mbit to 2-Gbit (for DDR1) and to 4-Gbit (for DDR2) devices with x8/x16 data ports (no direct

x4 support)

•

Support for one 16-bit device or two 8-bit devices on a 16-bit bus or two 16-bit devices on a 32-bit

bus

•

Support for up to 16 simultaneous open pages

•

Supports auto refresh

•

On-the-fly power management using CKE

•

1.8-/2.5-V SSTL2 compatible I/O

2.5

PCI Controller

The PCI controller includes the following features:

•

Designed to comply with PCI Local Bus Specification Revision 2.3

•

Single 32-bit data PCI interface operates at up to 66 MHz

•

PCI 3.3-V compatible (not 5-V compatible)

•

Support for host and agent modes

•

On-chip arbitration, supporting three external masters on PCI

•

Selectable hardware-enforced coherency

2.6

TDM Interface

The TDM interface includes the following features:

•

Independent receive and transmit with dedicated data, clock and frame sync line

•

Separate or shared RCK and TCK whose source can be either internal or external

•

Glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses

•

Up to 128 time slots, where each slot can be programmed to be active or inactive

•

8- or 16-bit word widths

•

The TDM Transmitter Sync Signal (TFS), Transmitter Clock Signal (TCK) and Receiver Clock

MPC8315CVRADDA 数据表(PDF) 4 Page - Freescale Semiconductor, Inc

MPC8315CVRADDA 数据表(HTML) 4 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载