ADuCM361BCPZ128-R7 datasheet(6/24 Pages) AD

6 / 24 page

ADuCM360/ADuCM361

Data Sheet

Rev. B | Page 6 of 24

SPECIFICATIONS

MICROCONTROLLER ELECTRICAL SPECIFICATIONS

AVDD/IOVDD = 1.8 V to 3.6 V, internal 1.2 V reference, fCORE = 16 MHz, all specifications at TA = −40°C to +125°C, unless otherwise noted.

Table 1.

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

ADC SPECIFICATIONS

ADC0 and ADC1

Conversion Rate1

Chop off

3.5

3906

Chop on

3.5

1302

No Missing Codes1

Chop off, fADC ≤ 500 Hz

Bits

Chop on, fADC ≤ 250 Hz

Bits

RMS Noise and Data Output Rates

See Table 2 through Table 9

Integral Nonlinearity1

Gain = 1, input buffer off

±10

ppm of FSR

Gain = 2, 4, 8, or 16

±15

ppm of FSR

Gain = 32, 64, or 128

±20

ppm of FSR

Offset Error2, 3, 4, 6, 7

Chop off; offset error is in the order of

the noise for the programmed gain and

update rate following calibration

±100/gain

μV

Chop on1

±1.0

μV

Offset Error Drift vs. Temperature1, 4, 6

Chop off, gain ≤ 4

1/gain

μV/°C

Chop off, gain ≥ 8

230

nV/°C

Chop on

nV/°C

Offset Error Lifetime Stability5

Gain = 128

μV/1000Hr

Full-Scale Error1, 4, 6, 7, 8

±0.5/gain

Full-Scale Error Lifetime Stability5

Gain = 128

μV/1000Hr

Gain Error Drift vs. Temperature1, 4, 6

External reference

Gain = 1, 2, 4, 8, or 16

±3

ppm/°C

Gain = 32, 64, or 128

±6

ppm/°C

PGA Gain Mismatch Error

±0.15

Power Supply Rejection1

External reference

Chop on, ADC input = 0.25 V, gain = 4

Chop off, ADC input = 7.8 mV, gain = 128

Chop off, ADC input = 1 V, gain = 1

Absolute Input Voltage Range

Unbuffered Mode

AGND

AVDD

Buffered Mode

Gain = 1 is not available; see the infor-

mation about silicon anomalies on the

ADuCM360/ADuCM361 product page

Gain ≥ 2

AGND + 0.1

AVDD − 0.1

Differential Input Voltage Ranges1

For gain = 32, 64, and 128, see Table 3

and Table 7 for allowable input ranges

and noise values

Gain = 1

±VREF

Gain = 2

±500

Gain = 4

±250

Gain = 8

±125

Gain = 16

±62.5

Common-Mode Voltage, VCM1

Ideally, VCM = ((AIN+) + (AIN−))/2; gain =

2 to 128; input current varies with VCM

(see Figure 9 and Figure 10)

AGND

AVDD

Input Current9

Buffered Mode

Gain > 1 (excluding AIN4, AIN5, AIN6,

and AIN7 pins)

Gain > 1 (AIN4, AIN5, AIN6, and AIN7 pins)

Unbuffered Mode

Input current varies with input voltage

500

nA/V

ADuCM361BCPZ128-R7 数据表(PDF) 6 Page - Analog Devices

ADuCM361BCPZ128-R7 数据表(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

ADuCM361BCPZ128-R7 数据表(PDF) 6 Page - Analog Devices

ADuCM361BCPZ128-R7 数据表(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载