| 数据搜索系统,热门电子元器件搜索 |
|
STM32F100C 数据表(PDF) 65 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F100C 数据表(HTML) 65 Page - STMicroelectronics |
|
65 / 98 page ![]() STM32F100xC, STM32F100xD, STM32F100xE Electrical characteristics Doc ID 15081 Rev 7 65/98 Figure 22. Synchronous non-multiplexed PSRAM write timings Table 37. Synchronous non-multiplexed PSRAM write timings(1)(2) 1. CL = 15 pF. 2. Preliminary values. Symbol Parameter Min Max Unit tw(CLK) FSMC_CLK period 27.7 ns td(CLKL-NExL) FSMC_CLK low to FSMC_NEx low (x = 0...2) 2 ns td(CLKL-NExH) FSMC_CLK low to FSMC_NEx high (x = 0...2) 2 ns td(CLKL-NADVL) FSMC_CLK low to FSMC_NADV low 4 ns td(CLKL-NADVH) FSMC_CLK low to FSMC_NADV high 5 ns td(CLKL-AV) FSMC_CLK low to FSMC_Ax valid (x = 16...25) 0 ns td(CLKL-AIV) FSMC_CLK low to FSMC_Ax invalid (x = 16...25) 2 ns td(CLKL-NWEL) FSMC_CLK low to FSMC_NWE low 1 ns td(CLKL-NWEH) FSMC_CLK low to FSMC_NWE high 1 ns td(CLKL-Data) FSMC_D[15:0] valid data after FSMC_CLK low 6 ns tsu(NWAITV-CLKH) FSMC_NWAIT valid before FSMC_CLK high 7 ns th(CLKH-NWAITV) FSMC_NWAIT valid after FSMC_CLK high 2 ns td(CLKL-NBLH) FSMC_CLK low to FSMC_NBL high 1 ns )60&B&/. )60&B1([ )60&B$>@ )60&B1:( )60&B'>@ ' ' )60&B1:$,7 :$,7&)* E:$,732/ E WZ&/. WZ&/. 'DWDODWHQF\ %867851 WG&/./1([/ WG&/./1([+ WG&/./$9 WG&/./$,9 WG&/./1:(+ WG&/./1:(/ WG&/./'DWD WVX1:$,79&/.+ WK&/.+1:$,79 DLL )60&B1$'9 WG&/./1$'9/ WG&/./1$'9+ WG&/./'DWD )60&B1%/ WG&/./1%/+ |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |