数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F100C 数据表(PDF) 69 Page - STMicroelectronics

部件名 STM32F100C
功能描述  High-density value line, advanced ARM-based 32-bit MCU with 256 to 512 KB Flash, 16 timers, ADC, DAC & 11 comm interfaces
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F100C 数据表(HTML) 69 Page - STMicroelectronics

Back Button STM32F100C Datasheet HTML 65Page - STMicroelectronics STM32F100C Datasheet HTML 66Page - STMicroelectronics STM32F100C Datasheet HTML 67Page - STMicroelectronics STM32F100C Datasheet HTML 68Page - STMicroelectronics STM32F100C Datasheet HTML 69Page - STMicroelectronics STM32F100C Datasheet HTML 70Page - STMicroelectronics STM32F100C Datasheet HTML 71Page - STMicroelectronics STM32F100C Datasheet HTML 72Page - STMicroelectronics STM32F100C Datasheet HTML 73Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 98 page
background image
STM32F100xC, STM32F100xD, STM32F100xE
Electrical characteristics
Doc ID 15081 Rev 7
69/98
5.3.14
I/O port characteristics
General input/output characteristics
Unless otherwise specified, the parameters given in Table 43 are derived from tests
performed under the conditions summarized in Table 9. All I/Os are CMOS and TTL
compliant.
All I/Os are CMOS and TTL compliant (no software configuration required). Their
characteristics cover more than the strict CMOS-technology or TTL parameters. The
coverage of these requirements is shown in Figure 23 and Figure 24 for standard I/Os, and
in Figure 25 and Figure 26 for 5 V tolerant I/Os.
Table 43.
I/O static characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Standard I/O input
low level voltage
–0.3
0.28*(VDD–2 V)+0.8 V
V
I/O FT(1) input low
level voltage
–0.3
0.32*(VDD–2 V)+0.75 V
VIH
Standard I/O input
high level voltage
0.41*(VDD–2 V) +1.3 V
VDD+0.3
I/O FT(1) input high
level voltage
VDD > 2 V
0.42*(VDD–2)+1 V
5.5
VDD 2 V
5.2
Vhys
Standard I/O Schmitt
trigger voltage
hysteresis(2)
200
mV
I/O FT Schmitt trigger
voltage hysteresis(2)
5% VDD
(3)
mV
Ilkg
Input leakage
current(4)
VSS VIN VDD
Standard I/Os
±1
µA
VIN = 5 V
I/O FT
3
RPU
Weak pull-up
equivalent resistor(5)
VIN = VSS
30
40
50
k
Ω
RPD
Weak pull-down
equivalent resistor(5)
VIN = VDD
30
40
50
k
Ω
CIO
I/O pin capacitance
5
pF
1.
FT = 5V tolerant. To sustain a voltage higher than VDD+0.3 the internal pull-up/pull-down resistors must be disabled.
2.
Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by design, not tested in production.
3.
With a minimum of 100 mV.
4.
Leakage could be higher than max. if negative current is injected on adjacent pins.
5.
Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This
PMOS/NMOS contribution to the series resistance is minimum (~10% order)
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com