EPF10K100 datasheet(9/128 Pages) ALTERA

9 / 128 page

Altera Corporation

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Figure 1. FLEX 10K Device Block Diagram

FLEX 10K devices provide six dedicated inputs that drive the flipflops’

control inputs to ensure the efficient distribution of high-speed, low-skew

(less than 1.5 ns) control signals. These signals use dedicated routing

channels that provide shorter delays and lower skews than the FastTrack

Interconnect. Four of the dedicated inputs drive four global signals. These

four global signals can also be driven by internal logic, providing an ideal

solution for a clock divider or an internally generated asynchronous clear

signal that clears many registers in the device.

Embedded Array Block

The EAB is a flexible block of RAM with registers on the input and output

ports, and is used to implement common gate array megafunctions. The

EAB is also suitable for functions such as multipliers, vector scalars, and

error correction circuits, because it is large and flexible. These functions

can be combined in applications such as digital filters and

microcontrollers.

I/O Element

(IOE)

Logic Array

Block (LAB)

Row

Interconnect

IOE

Local Interconnect

IOE

Logic Element (LE)

Column

Interconnect

IOE

EAB

Logic

Array

IOE

Embedded Array Block (EAB)

Embedded Array

IOE

Logic Array

IOE

EPF10K100 数据表(PDF) 9 Page - Altera Corporation

EPF10K100 数据表(HTML) 9 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载