数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L152C6 数据表(PDF) 73 Page - STMicroelectronics

部件名 STM32L152C6
功能描述  Ultra-low-power 32-bit MCU ARM-based Cortex-M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L152C6 数据表(HTML) 73 Page - STMicroelectronics

Back Button STM32L152C6 Datasheet HTML 69Page - STMicroelectronics STM32L152C6 Datasheet HTML 70Page - STMicroelectronics STM32L152C6 Datasheet HTML 71Page - STMicroelectronics STM32L152C6 Datasheet HTML 72Page - STMicroelectronics STM32L152C6 Datasheet HTML 73Page - STMicroelectronics STM32L152C6 Datasheet HTML 74Page - STMicroelectronics STM32L152C6 Datasheet HTML 75Page - STMicroelectronics STM32L152C6 Datasheet HTML 76Page - STMicroelectronics STM32L152C6 Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 121 page
background image
STM32L151x6/8/B, STM32L152x6/8/B
Electrical characteristics
Doc ID 17659 Rev 8
73/121
6.3.7
PLL characteristics
The parameters given in Table 33 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 14.
tSTAB(MSI)
(2)
MSI oscillator stabilization time
MSI range 0
40
µs
MSI range 1
20
MSI range 2
10
MSI range 3
4
MSI range 4
2.5
MSI range 5
2
MSI range 6,
Voltage range 1
and 2
2
MSI range 3,
Voltage range 3
3
fOVER(MSI)
MSI oscillator frequency overshoot
Any range to
range 5
4
MHz
Any range to
range 6
6
1.
This is a deviation for an individual part, once the initial frequency has been measured.
2.
Based on characterization, not tested in production.
Table 32.
MSI oscillator characteristics (continued)
Symbol
Parameter
Condition
Typ
Max
Unit
Table 33.
PLL characteristics
Symbol
Parameter
Value
Unit
Min
Typ
Max(1)
1.
Based on characterization, not tested in production.
fPLL_IN
PLL input clock(2)
2.
Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
224
MHz
PLL input clock duty cycle
45
55
%
fPLL_OUT
PLL output clock
2
32
MHz
tLOCK
Worst case PLL lock time
PLL input = 2 MHz
PLL VCO = 96 MHz
100
130
µs
Jitter
Cycle-to-cycle jitter
± 600
ps
IDDA(PLL)
Current consumption on VDDA
220
450
µA
IDD(PLL)
Current consumption on VDD
120
150



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com