数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

COMBOSMARTMETER 数据表(PDF) 28 Page - Texas Instruments

部件名 COMBOSMARTMETER
功能描述  Analog Front-End for Power Monitoring, Control, and Protection
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

COMBOSMARTMETER 数据表(HTML) 28 Page - Texas Instruments

Back Button COMBOSMARTMETER Datasheet HTML 24Page - Texas Instruments COMBOSMARTMETER Datasheet HTML 25Page - Texas Instruments COMBOSMARTMETER Datasheet HTML 26Page - Texas Instruments COMBOSMARTMETER Datasheet HTML 27Page - Texas Instruments COMBOSMARTMETER Datasheet HTML 28Page - Texas Instruments COMBOSMARTMETER Datasheet HTML 29Page - Texas Instruments COMBOSMARTMETER Datasheet HTML 30Page - Texas Instruments COMBOSMARTMETER Datasheet HTML 31Page - Texas Instruments COMBOSMARTMETER Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 60 page
background image
START Opcode
START Pin
DIN
4/f CLK
DRDY
or
t
DR
tSETTLE
ADS131E04
ADS131E06
ADS131E08
SBAS561A – JUNE 2012 – REVISED APRIL 2013
www.ti.com
START
The START pin must be set high (for a minimum of 2 tCLKs) or the START command sent to begin conversions.
When START is low, or if the START command has not been sent, the device does not issue a DRDY signal
(conversions are halted).
When using the START opcode to control conversion, hold the START pin low. In multiple device configurations
the START pin is used to synchronize devices (see the Multiple Device Configuration subsection of the SPI
Interface section for more details).
Settling Time
The settling time (tSETTLE) is the time it takes for the converter to output fully-settled data when the START signal
is pulled high. Once START is pulled high, DRDY is also pulled high. The next DRDY falling edge indicates that
data are ready. Figure 33 shows the timing diagram and Table 7 shows the settling time for different data rates.
The settling time depends on fCLK and the decimation ratio (controlled by the DR[2:0] bits in the CONFIG1
register). Table 5 shows the settling time as a function of tCLK. Note that when START is held high and there is a
step change in the input signal, it takes 3 tDR for the filter to settle to the new value. Settled data are available on
the fourth DRDY pulse.
Figure 33. Settling Time
Table 7. Settling Time for Different Data Rates
DR[2:0]
SETTLING TIME
UNIT
000
152
tCLK
001
296
tCLK
010
584
tCLK
011
1160
tCLK
100
2312
tCLK
101
4616
tCLK
110
9224
tCLK
28
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: ADS131E04 ADS131E06 ADS131E08



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com