DSPIC30F0010AT-20ESLASHPF datasheet(35/236 Pages) MICROCHIP

35 / 236 page

DS70150C-page 33

dsPIC30F6010A/6015

4.0

ADDRESS GENERATOR UNITS

The dsPIC DSC core contains two independent

Address Generator Units (AGU): the X AGU and Y

AGU. The Y AGU supports word-sized data reads for

the DSP MAC class of instructions only. The dsPIC DSC

AGUs support three types of data addressing:

• Linear Addressing

• Modulo (Circular) Addressing

• Bit-Reversed Addressing

Linear and Modulo Data Addressing modes can be

applied to data space or program space. Bit-Reversed

Addressing mode is only applicable to data space

addresses.

4.1

Instruction Addressing Modes

The addressing modes in Table 4-1 form the basis of

the addressing modes optimized to support the specific

features of individual instructions. The addressing

modes provided in the MAC class of instructions are

somewhat different from those in the other instruction

types.

4.1.1

FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field

(f) to directly address data present in the first

8192 bytes of data memory (near data space). Most file

which is denoted as WREG in these instructions. The

destination is typically either the same file register, or

WREG (with the exception of the MUL instruction),

which writes the result to a register or register pair. The

MOV

instruction allows additional flexibility and can

access the entire data space during file register

operation.

4.1.2

MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (i.e., the

addressing mode can only be Register Direct), which is

referred to as Wb. Operand 2 can be a W register,

fetched from data memory, or a 5-bit literal. The result

location can be either a W register or an address

location.

The

following

addressing

modes

are

supported by MCU instructions:

• Register Direct

• Register Indirect

• Register Indirect Post-Modified

• Register Indirect Pre-Modified

• 5-bit or 10-bit Literal

TABLE 4-1:

FUNDAMENTAL ADDRESSING MODES SUPPORTED

Note: This data sheet summarizes features of this

group of dsPIC30F devices and is not intended to be

a complete reference source. For more information

on the CPU, peripherals, register descriptions and

general device functionality, refer to the “dsPIC30F

Family Reference Manual” (DS70046). For more

information on the device instruction set and pro-

gramming, refer to the “dsPIC30F/33F Programmers

Reference Manual” (DS70157).

Note:

Not all instructions support all the address-

ing

modes

given

above.

Individual

instructions may support different subsets

of these addressing modes.

Addressing Mode

Description

File Register Direct

The address of the file register is specified explicitly.

The contents of a register are accessed directly.

The contents of Wn forms the EA.

The contents of Wn forms the EA. Wn is post-modified (incremented or

decremented) by a constant value.

Wn is pre-modified (incremented or decremented) by a signed constant value

to form the EA.

The sum of Wn and a literal forms the EA.

DSPIC30F0010AT-20E/PF 数据表(PDF) 35 Page - Microchip Technology

DSPIC30F0010AT-20E/PF 数据表(HTML) 35 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载