MPC8323CVRAFDCA datasheet(29/82 Pages) FREESCALE

部件名	MPC8323CVRAFDCA

功能描述	PowerQUICC II Pro Integrated Communications Processor

PDF	82 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

29 / 82 page

MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4

Freescale Semiconductor

JTAG

Figure 17. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4

10 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1™ (JTAG)

interface of the MPC8323E.

10.1

JTAG DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the

MPC8323E.

Table 31. JTAG Interface DC Electrical Characteristics

Characteristic

Symbol

Condition

Min

Max

Unit

Output high voltage

VOH

IOH = –6.0 mA

2.4

—

Output low voltage

VOL

IOL = 6.0 mA

—

0.5

Output low voltage

VOL

IOL = 3.2 mA

—

0.4

Input high voltage

VIH

—2.5

OVDD +0.3

LCLK

UPM Mode Input Signal:

LUPWAIT

tLBIXKH

tLBIVKH

tLBIXKH

tLBKHOZ

UPM Mode Output Signals:

LCS[0:3]/LBS[0:1]/LGPL[0:5]

GPCM Mode Output Signals:

LCS[0:3]/LWE

tLBKHOV

tLBKHOZ

Input Signals:

LAD[0:15]

MPC8323CVRAFDCA 数据表(PDF) 29 Page - Freescale Semiconductor, Inc

MPC8323CVRAFDCA 数据表(HTML) 29 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载