数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8323CVRAFDCA 数据表(PDF) 15 Page - Freescale Semiconductor, Inc

部件名 MPC8323CVRAFDCA
功能描述  PowerQUICC II Pro Integrated Communications Processor
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8323CVRAFDCA 数据表(HTML) 15 Page - Freescale Semiconductor, Inc

Back Button MPC8323CVRAFDCA Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 19Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 82 page
background image
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
Freescale Semiconductor
15
DDR1 and DDR2 SDRAM
6.2
DDR1 and DDR2 SDRAM AC Electrical Characteristics
This section provides the AC electrical characteristics for the DDR1 and DDR2 SDRAM interface.
6.2.1
DDR1 and DDR2 SDRAM Input AC Timing Specifications
Table 16 provides the input AC timing specifications for the DDR2 SDRAM (Dn_GVDD(typ) = 1.8 V).
Table 17 provides the input AC timing specifications for the DDR1 SDRAM (Dn_GVDD(typ) = 2.5 V).
Table 18 provides the input AC timing specifications for the DDR1 and DDR2 SDRAM interface.
Table 16. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface
At recommended operating conditions with D
n_GVDD of 1.8 ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
AC input low voltage
VIL
—
MVREF
nREF – 0.25
V
—
AC input high voltage
VIH
MVREF
nREF + 0.25
—
V
—
Table 17. DDR1 SDRAM Input AC Timing Specifications for 2.5 V Interface
At recommended operating conditions with D
n_GVDD of 2.5 ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
AC input low voltage
VIL
—
MVREF
nREF – 0.31
V
—
AC input high voltage
VIH
MVREF
nREF + 0.31
—
V
—
Table 18. DDR1 and DDR2 SDRAM Input AC Timing Specifications
At recommended operating conditions with D
n_GVDD of (1.8 or 2.5 V) ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
Controller skew for MDQS—MDQ/MDM
tCISKEW
ps
1, 2
266 MHz
200 MHz
–750
–1250
750
1250
Notes:
1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that
is captured with MDQS[n]. This should be subtracted from the total timing budget.
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be
determined by the following equation: tDISKEW = ±(T/4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is the
absolute value of tCISKEW.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com