| 数据搜索系统,热门电子元器件搜索 |
|
MPC8323CVRAFDCA 数据表(PDF) 64 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8323CVRAFDCA 数据表(HTML) 64 Page - Freescale Semiconductor, Inc |
|
64 / 82 page ![]() MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4 64 Freescale Semiconductor Clocking 22 Clocking Figure 43 shows the internal distribution of clocks within the MPC8323E. Figure 43. MPC8323E Clock Subsystem The primary clock source for the MPC8323E can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode, respectively. Core PLL System LBC LCLK[0:1] core_clk e300c2 core csb_clk to rest CLKIN csb_clk Local Bus PCI_CLK_OUT[0:2] PCI_SYNC_OUT PCI_CLK/ Clock Unit of the device lbc_clk PCI Clock PCI_SYNC_IN Memory Device /n to local bus Clock Divider ( ÷2) 3 MEMC_MCK MEMC_MCK DDR ddr_clk DDR Memory Device PLL to DDR memory controller Clock CFG_CLKIN_DIV /2 Divider Divider 1 0 QUICC PLL Engine ce_clk to QUICC Engine block MPC8323E Crystal CLKIN |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |