数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7652AST 数据表(PDF) 24 Page - Analog Devices

部件名 AD7652AST
功能描述  16-Bit 500 kSPS PulSARTM Unipolar ADC with Reference
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7652AST 数据表(HTML) 24 Page - Analog Devices

Back Button AD7652AST Datasheet HTML 20Page - Analog Devices AD7652AST Datasheet HTML 21Page - Analog Devices AD7652AST Datasheet HTML 22Page - Analog Devices AD7652AST Datasheet HTML 23Page - Analog Devices AD7652AST Datasheet HTML 24Page - Analog Devices AD7652AST Datasheet HTML 25Page - Analog Devices AD7652AST Datasheet HTML 26Page - Analog Devices AD7652AST Datasheet HTML 27Page - Analog Devices AD7652AST Datasheet HTML 28Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 24 / 28 page
background image
AD7652
MICROPROCESSOR INTERFACING
The AD7652 is ideally suited for traditional dc measurement
applications supporting a microprocessor, and for ac signal
processing applications interfacing to a digital signal processor.
The AD7652 is designed to interface either with a parallel 8-bit
or 16-bit wide interface, or with a general-purpose serial port or
I/O ports on a microcontroller. A variety of external buffers can
be used with the AD7652 to prevent digital noise from coupling
into the ADC. The following section discusses the use of an
AD7652 with an ADSP-219x SPI equipped DSP.
SPI Interface (ADSP-219x)
Figure 37
Figure 37. Interfacing the AD7652 to an SPI Interface
shows an interface diagram between the AD7652 and
the SPI equipped ADSP-219x. To accommodate the slower
speed of the DSP, the AD7652 acts as a slave device and data
must be read after conversion. This mode also allows the daisy-
chain feature. The convert command can be initiated in
response to an internal timer interrupt. The reading process can
be initiated in response to the end-of-conversion signal (BUSY
going LOW) using an interrupt line of the DSP. The serial inter-
face (SPI) on the ADSP-219x is configured for master mode—
(MSTR) = 1, Clock Polarity bit (CPOL) = 0, Clock Phase bit
(CPHA) = 1, and SPI Interrupt Enable (TIMOD) = 00—by
writing to the SPI control register (SPICLTx). To meet all timing
requirements, the SPI clock should be limited to 17 Mbps, which
allows it to read an ADC result in less than 1 µs. When a higher
sampling rate is desired, use of one of the parallel interface
modes is recommended.
AD7652*
ADSP-219x*
SER/PAR
PFx
MISOx
SCKx
PFx or TFSx
BUSY
SDOUT
SCLK
CNVST
EXT/INT
CS
RD
INVSCLK
DVDD
* ADDITIONAL PINS OMITTED FOR CLARITY
SPIxSEL (PFx)
02965-0-021
Rev. 0 | Page 24 of 28



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com