数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7978 数据表(PDF) 72 Page - Analog Devices

部件名 ADE7978
功能描述  Isolated Energy Metering Chipset for Polyphase Shunt Meters
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7978 数据表(HTML) 72 Page - Analog Devices

Back Button ADE7978 Datasheet HTML 68Page - Analog Devices ADE7978 Datasheet HTML 69Page - Analog Devices ADE7978 Datasheet HTML 70Page - Analog Devices ADE7978 Datasheet HTML 71Page - Analog Devices ADE7978 Datasheet HTML 72Page - Analog Devices ADE7978 Datasheet HTML 73Page - Analog Devices ADE7978 Datasheet HTML 74Page - Analog Devices ADE7978 Datasheet HTML 75Page - Analog Devices ADE7978 Datasheet HTML 76Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 120 page
background image
ADE7978/ADE7933/ADE7932
Data Sheet
Rev. 0 | Page 72 of 120
SIGN OF SUM OF PHASE POWERS IN THE CFx
DATAPATH
The ADE7978 has sign detection circuitry for the sum of phase
powers that are used in the CFx datapath. As described in the
Energy-to-Frequency Conversion Process section, the energy
accumulation in the CFx datapath is executed in two stages. Each
time a sign change is detected in the energy accumulation at the
end of the first stage—that is, after the energy accumulated in the
accumulator reaches one of the WTHR, VARTHR, or VATHR
thresholds—a dedicated interrupt can be triggered synchronously
with the corresponding CFx pulse. The sign of each sum can be
read in the PHSIGN register (Address 0xE617).
Bit 18, Bit 13, and Bit 9 (REVPSUM3, REVPSUM2, and
REVPSUM1, respectively) of the STATUS0 register are set to 1
when a sign change of the sum of powers in the CF3, CF2, or CF1
datapaths occurs. To correlate these events with the pulses gener-
ated at the CFx pins after a sign change occurs, the REVPSUM3,
REVPSUM2, or REVPSUM1 bit is set when a high to low trans-
ition occurs at the CF3, CF2, or CF1 pin, respectively.
Bit 8, Bit 7, and Bit 3 (SUM3SIGN, SUM2SIGN, and
SUM1SIGN, respectively) of the PHSIGN register are set to 1 when
the REVPSUM3, REVPSUM2, and REVPSUM1 bits are set to 1.
The SUMxSIGN bits indicate the sign of the sum of phase powers.
When these bits are cleared to 0, the sum is positive. When the
bits are set to 1, the sum is negative.
Interrupts attached to Bit 18, Bit 13, and Bit 9 (REVPSUM3,
REVPSUM2, and REVPSUM1, respectively) in the STATUS0
register are enabled by setting Bit 18, Bit 13, and Bit 9 in the
MASK0 register. If enabled, the IRQ0 pin is set low and the
status bit is set to 1 when a change of sign occurs. To identify
the phase that triggered the interrupt, read the PHSIGN register
immediately after reading the STATUS0 register. Then clear the
status bit by writing a 1 to the appropriate bit in the STATUS0
register; the IRQ0 pin is set high again.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com