ADE7978 datasheet(9/120 Pages) AD

9 / 120 page

Data Sheet

ADE7978/ADE7933/ADE7932

Rev. 0 | Page 9 of 120

ADE7978 SPECIFICATIONS

VDD = 3.3 V ± 10%, GND = DGND = 0 V, XTALIN = 16.384 MHz, TMIN to TMAX = −40°C to +85°C, TTYP = 25°C.

Table 2.

Parameter1, 2

Min

Typ

Max

Unit

Test Conditions/Comments

CLOCK INPUT

All specifications for CLKIN = 16.384 MHz

Input Clock Frequency, CLKIN

16.22

16.384

16.55

MHz

Minimum = 16.384 MHz − 1%; maximum

= 16.384 MHz + 1%

XTALIN Logic Inputs

Input High Voltage, VINH

2.4

Input Low Voltage, VINL

0.8

XTALIN Total Capacitance3

XTALOUT Total Capacitance3

CLOCK OUTPUT

Output Clock Frequency at CLKOUT Pin

4.096

MHz

Duty Cycle

Output High Voltage, VOH

2.4

ISOURCE

4.8

Output Low Voltage, VOL

0.4

ISINK

4.8

LOGIC INPUTS—MOSI/SDA, SCLK/SCL,

SS/HSA, DATA_A, DATA_B, DATA_C,

DATA_N

Input High Voltage, VINH

2.4

VDD = 3.3 V ± 10%

Input Current, IIN

Input = VDD = 3.3 V

Input Low Voltage, VINL

0.8

VDD = 3.3 V ± 10%

Input Current, IIN

180

Input = 0 V, VDD = 3.3 V

Input Capacitance, CIN

LOGIC INPUT—RESET

Input High Voltage, VINH

2.4

VDD = 3.3 V ± 10%

Input Current, IIN

160

Input = VDD = 3.3 V

Input Low Voltage, VINL

0.8

VDD = 3.3 V ± 10%

Input Current, IIN

−8

+11

µA

Input = 0 V, VDD = 3.3 V

Input Capacitance, CIN

LOGIC OUTPUTS—IRQ0, IRQ1, MISO/HSD,

CLKOUT, SYNC, VT_A, VT_B, VT_C, VT_N,

ZX/DREADY, RESET_EN

VDD = 3.3 V ± 10%

Output High Voltage, VOH

2.4

VDD = 3.3 V

ISOURCE

4.8

Output Low Voltage, VOL

0.4

VDD = 3.3 V ± 10%

ISINK

4.8

CF1, CF2, CF3/HSCLK

Output High Voltage, VOH

2.4

VDD = 3.3 V ± 10%

ISOURCE

Output Low Voltage, VOL

0.4

VDD = 3.3 V ± 10%

ISINK

8.5

POWER SUPPLY

For specified performance

VDD Pin

2.97

3.63

Minimum = 3.3 V − 10%; maximum = 3.3 V

+ 10%

IDD

10.6

15.5

See the Typical Performance Characteristics section.

See the Terminology section for a definition of the parameters.

XTALIN/XTALOUT total capacitances refer to the net capacitances on each pin. Each capacitance is the sum of the parasitic capacitance at the pin and the capacitance

of the ceramic capacitor connected between the pin and GND. See the ADE7978 and ADE7933/ADE7932 Clocks section for more information.

ADE7978 数据表(PDF) 9 Page - Analog Devices

ADE7978 数据表(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE7978 数据表(PDF) 9 Page - Analog Devices

ADE7978 数据表(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载