数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STM32F373VC 数据表(PDF) 89 Page - STMicroelectronics

部件名 STM32F373VC
功能描述  ARM Cortex-M4 32b MCUFPU, up to 256KB Flash32KB SRAM timers, 4 ADCs (12/16-bit), 3 DACs, 2 comp., 2.0-3.6 V operation
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F373VC 数据表(HTML) 89 Page - STMicroelectronics

Back Button STM32F373VC Datasheet HTML 85Page - STMicroelectronics STM32F373VC Datasheet HTML 86Page - STMicroelectronics STM32F373VC Datasheet HTML 87Page - STMicroelectronics STM32F373VC Datasheet HTML 88Page - STMicroelectronics STM32F373VC Datasheet HTML 89Page - STMicroelectronics STM32F373VC Datasheet HTML 90Page - STMicroelectronics STM32F373VC Datasheet HTML 91Page - STMicroelectronics STM32F373VC Datasheet HTML 92Page - STMicroelectronics STM32F373VC Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 131 page
background image
DocID022691 Rev 4
89/131
STM32F37xxx
Electrical characteristics
114
Figure 21. I/O AC characteristics definition
6.3.15
NRST characteristics
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 52).
Unless otherwise specified, the parameters given in Table 55 are derived from tests
performed under ambient temperature and VDD supply voltage conditions summarized in
Table 22.
MS32132V1
T
10%
50%
90%
10%
50%
90%
EXTERNAL
OUTPUT
ON 50 pF
Maximum frequency is achieved if (t + t (≤ 2/3)T and if the duty cycle is (45-55%)
when loaded by 50 pF
r
f
r(IO)out
t
f(IO)out
t
Table 55. NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST)(1) NRST Input low level voltage
-
-
0.3VDD + 0.07(1)
V
VIH(NRST)(1) NRST Input high level voltage
0.445VDD + 0.398(1)
--
Vhys(NRST)(1)
NRST Schmitt trigger voltage
hysteresis
-200
-
mV
RPU
Weak pull-up equivalent resistor(2)
VIN = VSS
25
40
55
k
Ω
VF(NRST)(1) NRST Input filtered pulse
-
-
100
ns
VNF(NRST)(1) NRST Input not filtered pulse
500
-
-
ns
1. Data based on design simulation only, not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series
resistance is minimal (~10% order).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com