STM32F373VC datasheet(16/131 Pages) STMICROELECTRONICS

16 / 131 page

Functional overview

STM32F37xxx

16/131

DocID022691 Rev 4

Do not reconfigure GPIO pins which are not present on 48 and 64 pin packages to the

analog mode. Additional current consumption in the range of tens of µA per pin can be

observed if VDDA is higher than VDDIO.

3.10

Direct memory access (DMA)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory,

peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports

circular buffer management, avoiding the generation of interrupts when the controller

reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger

support for each channel. Configuration is done by software and transfer sizes between

source and destination are independent.

The two DMAs can be used with the main peripherals: SPIs, I2Cs, USARTs, DACs, ADC,

SDADCs, general-purpose timers.

3.11

Interrupts and events

3.11.1

Nested vectored interrupt controller (NVIC)

The STM32F373x devices embed a nested vectored interrupt controller (NVIC) able to

handle up to 60 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

•

Closely coupled NVIC gives low latency interrupt processing

•

Interrupt entry vector table address passed directly to the core

•

Closely coupled NVIC core interface

•

Allows early processing of interrupts

•

Processing of late arriving higher priority interrupts

•

Support for tail chaining

•

Processor state automatically saved

•

Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal

interrupt latency.

3.11.2

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 29 edge detector lines used to generate

interrupt/event requests and wake-up the system. Each line can be independently

configured to select the trigger event (rising edge, falling edge, both) and can be masked

independently. A pending register maintains the status of the interrupt requests. The EXTI

can detect an external line with a pulse width shorter than the internal clock period. Up to 84

GPIOs can be connected to the 16 external interrupt lines.

STM32F373VC 数据表(PDF) 16 Page - STMicroelectronics

STM32F373VC 数据表(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载