AM7968-125JC datasheet(42/127 Pages) AMD

42 / 127 page

AMD

Am7968/Am7969

2 VCC

Notes:*

1. For conditions shown as Min or Max use the appropriate value specified under operating range.

2. The clock fall to serial output delay is typically 3 bit times.

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

5. If the CNB

↑ to CLK↑ setup time is violated, IGM will stay LOW.

6. Voltage applied to either SERIN

± pins must not be above VCC nor below +2.5 V to assure proper operation.

7. t4 guarantees that data is latched. ACK (t11) timing may not be valid.

8. If t11 is not met, ACK response and timing are not guaranteed, but data will still be latched on STRB

↑ (see t4).

9. Measured with device in Test mode while monitoring output logic states.

10. For the TAXI Transmitter, “n” is determined by the following table:

11. t6 (Internal Byte Boundary to CLK

↓) is created by the variation of internal STRB propagation delays relative to internal byte

boundaries over temperatures and VCC. The internal byte boundary determines the byte in which data will come out

(SEROUT

±). If STRB occurs before the byte boundary, then the data will be sent out two bytes later. If STRB occurs after the

byte boundary, then the output data will be delayed by one additional byte.

12. X1 Pulse Width is measured at a point where CLK output equals t2 or t3.

13. For the TAXI Transmitter, ‘Data’ is either DI0 – DI7, DI8/CI3, DI9/CI2, CI0 – CI1. For the TAXI Receiver, ‘STRB’ is either

CSTRB or DSTRB and ‘Data’ is either DO0 – DO7, DO8/CO3, DO9/CO2, CO0 – CO1.

14. For the TAXI Receiver, ‘n’ is determined by the state of the DMS and SERIN–

inputs. When SERIN– is held below VTHT max or left open, n=1. When SERIN– is held above 0.25 V and when:

GND

Open

OPEN

n = 1;

8 Bit

Test Mode 2

n = 10;

8 Bit

Local/Test Mode 1

n = 1;

9 Bit

Test Mode 2

n = 11;

9 Bit

Local/Test Mode 1

n = 1;

10 Bit

Test Mode 2

n = 12;

10 Bit

Local/Test Mode 1

DMS

TLS

“n”

GND

Open

> 2.5 V

n = 1;

8 Bit

Test Mode

n = 10;

8 Bit

Local Mode

n = 1;

9 Bit

Test Mode

n = 11;

9 Bit

Local Mode

n = 1;

10 Bit

Test Mode

n = 12;

10 Bit

Local Mode

DMS

SERIN–

“n”

> 2.5 V

< VTHTMAX or OPEN

GND/VCC

VCC

AM7968-125JC 数据表(PDF) 42 Page - Advanced Micro Devices

AM7968-125JC 数据表(HTML) 42 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM7968-125JC 数据表(PDF) 42 Page - Advanced Micro Devices

AM7968-125JC 数据表(HTML) 42 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载