STM32F207IE datasheet(24/178 Pages) STMICROELECTRONICS

24 / 178 page

Functional overview

STM32F20xxx

24/178

DocID15818 Rev 11

There are three power modes configured by software when the regulator is ON:

•

MR is used in the nominal regulation mode

•

LPR is used in Stop modes

The LP regulator mode is configured by software when entering Stop mode.

•

Power-down is used in Standby mode.

The Power-down mode is activated only when entering Standby mode. The regulator

output is in high impedance and the kernel circuitry is powered down, inducing zero

consumption. The contents of the registers and SRAM are lost).

Two external ceramic capacitors should be connected on VCAP_1 and VCAP_2 pin. Refer to

Figure 19: Power supply scheme and Table 16: VCAP1/VCAP2 operating conditions.

All packages have the regulator ON feature.

3.16.2

Regulator OFF

This feature is available only on packages featuring the REGOFF pin. The regulator is

disabled by holding REGOFF high. The regulator OFF mode allows to supply externally a

V12 voltage source through VCAP_1 and VCAP_2 pins.

The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling

capacitors. Refer to Figure 19: Power supply scheme.

When the regulator is OFF, there is no more internal monitoring on V12. An external power

supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin

should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

•

PA0 cannot be used as a GPIO pin since it allows to reset the part of the 1.2 V logic

power domain which is not reset by the NRST pin.

•

As long as PA0 is kept low, the debug mode cannot be used at power-on reset. As a

consequence, PA0 and NRST pins must be managed separately if the debug

connection at reset or pre-reset is required.

Regulator OFF/internal reset ON

On WLCSP64+2 package, this mode is activated by connecting REGOFF pin to VDD and

IRROFF pin to VSS. On UFBGA176 package, only REGOFF must be connected to VDD

(IRROFF not available). In this mode, VDD/VDDA minimum value is 1.8 V.

The regulator OFF/internal reset ON mode allows to supply externally a 1.2 V voltage

source through VCAP_1 and VCAP_2 pins, in addition to VDD.

STM32F207IE 数据表(PDF) 24 Page - STMicroelectronics

STM32F207IE 数据表(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载