STM32F415VG datasheet(88/186 Pages) STMICROELECTRONICS

88 / 186 page

Electrical characteristics

STM32F415xx, STM32F417xx

88/186

DocID022063 Rev 4

Table 22. Typical and maximum current consumption in Sleep mode

Symbol

Parameter

Conditions

fHCLK

Typ

Max(1)

Unit

TA =

25 °C

TA =

85 °C

TA =

105 °C

IDD

Supply current in

Sleep mode

External clock(2),

all peripherals enabled(3)

168 MHz

144 MHz

120 MHz

90 MHz

60 MHz

30 MHz

25 MHz

16 MHz

8 MHz

4 MHz

2 MHz

External clock(2), all

peripherals disabled

168 MHz

144 MHz

120 MHz

90 MHz

60 MHz

30 MHz

25 MHz

16 MHz

8 MHz

4 MHz

2 MHz

1. Based on characterization, tested in production at VDD max and fHCLK max with peripherals enabled.

2. External clock is 4 MHz and PLL is on when fHCLK > 25 MHz.

3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only

while the ADC is ON (ADON bit is set in the ADC_CR2 register).

STM32F415VG 数据表(PDF) 88 Page - STMicroelectronics

STM32F415VG 数据表(HTML) 88 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32F415VG 数据表(PDF) 88 Page - STMicroelectronics

STM32F415VG 数据表(HTML) 88 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载