数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F415VG 数据表(PDF) 130 Page - STMicroelectronics

部件名 STM32F415VG
功能描述  ARM Cortex-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F415VG 数据表(HTML) 130 Page - STMicroelectronics

Back Button STM32F415VG Datasheet HTML 126Page - STMicroelectronics STM32F415VG Datasheet HTML 127Page - STMicroelectronics STM32F415VG Datasheet HTML 128Page - STMicroelectronics STM32F415VG Datasheet HTML 129Page - STMicroelectronics STM32F415VG Datasheet HTML 130Page - STMicroelectronics STM32F415VG Datasheet HTML 131Page - STMicroelectronics STM32F415VG Datasheet HTML 132Page - STMicroelectronics STM32F415VG Datasheet HTML 133Page - STMicroelectronics STM32F415VG Datasheet HTML 134Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 186 page
background image
Electrical characteristics
STM32F415xx, STM32F417xx
130/186
DocID022063 Rev 4
CAN (controller area network) interface
Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate
function characteristics (CANTX and CANRX).
5.3.20
12-bit ADC characteristics
Unless otherwise specified, the parameters given in Table 67 are derived from tests
performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage
conditions summarized in Table 14.
Table 67. ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
1.8(1)
-3.6
V
VREF+
Positive reference voltage
1.8(1)(2)(3)
-VDDA
V
fADC
ADC clock frequency
VDDA = 1.8(1)(3) to
2.4 V
0.6
15
18
MHz
VDDA = 2.4 to 3.6 V(3)
0.6
30
36
MHz
fTRIG(4) External trigger frequency
fADC = 30 MHz,
12-bit resolution
-
-
1764
kHz
-
-
17
1/fADC
VAIN
Conversion voltage range(5)
0 (VSSA or VREF-
tied to ground)
-VREF+
V
RAIN(4) External input impedance
See Equation 1 for
details
--
50
κΩ
RADC(4)(6) Sampling switch resistance
-
-
6
κΩ
CADC(4)
Internal sample and hold
capacitor
-4
-
pF
tlat(4)
Injection trigger conversion
latency
fADC = 30 MHz
-
-
0.100
µs
--
3(7)
1/fADC
tlatr(4)
Regular trigger conversion
latency
fADC = 30 MHz
-
-
0.067
µs
--
2(7)
1/fADC
tS(4)
Sampling time
fADC = 30 MHz
0.100
-
16
µs
3-
480
1/fADC
tSTAB(4) Power-up time
-
2
3
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com