数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS8501 数据表(PDF) 28 Page - ams AG

部件名 AS8501
功能描述  High precision voltage and current measurement sensor interface
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS8501 数据表(HTML) 28 Page - ams AG

Back Button AS8501 Datasheet HTML 24Page - ams AG AS8501 Datasheet HTML 25Page - ams AG AS8501 Datasheet HTML 26Page - ams AG AS8501 Datasheet HTML 27Page - ams AG AS8501 Datasheet HTML 28Page - ams AG AS8501 Datasheet HTML 29Page - ams AG AS8501 Datasheet HTML 30Page - ams AG AS8501 Datasheet HTML 31Page - ams AG AS8501 Datasheet HTML 32Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 41 page
background image
AS8501 - Data Sheet
austriamicrosystems
Revision 1.1, 04-April-06
www.austriamicrosystems.com
Page 27 of 40
INTN signal is suppressed. Only after the completion of the reading cycle the ASSP returns to the normal condition and updates the MSR-
register immediately if a new AD-conversion has been finished during data transfer.
The master unit does not detect any bus conditions since it generates them. Data transfer conditions (direction, register address and register
data) must not be changed until the current condition is over. The slave unit does not detect start and exception condition when master-read is
in progress.
The exception condition is reserved for future use and should be avoided.
8.4
Data transfers
Generally the SDI interface is active in all ASSP modes. For security reasons some write operations are restricted to certain modes. Read
operations are never disabled in order to keep consistent sdat driving conditions.
Writing to the result, trimming and calibration registers (MSR, CAR and TRR) is allowed only in test modes.
Writing to the Zener-Zap register is allowed only in mode MZP.
The first data bit after the start condition in each data transfer defines the data direction: sdat=high is used for master-read data (mr) condition
and sdat=low for master-write data (mw) condition.
Data is transferred with the most significant bit (MSB) first. Data bits are composed of register address and register data bits. Register address
is transmitted first, followed by the register data bits. The register address is always 4 bits long. The number of register data bits in table 7.5 is
implied by the register address.
Figure 11: SDI Data transfer
The ASSP supports the data transfers presented in Table 8.1.
master read-write operations
REGISTER
ADDRESS
Contents
read
allowed in
modes
write allowed in
modes
page
OPM
0
operating mode
All
All
CRA
1
measurement set-up A
All
All
CRB
2
measurement set-up B
All
All
CRG
3
general measurement conditions
All
All
MSR
4
measurement result
All
>7
ZZR
5
Zener-Zap data
All
5
CAR
6
calibration register
All
>7
TRR
7
trimming register
All
>7
THR
8
alarm or wake-up threshold register
All
All
LSB
MSB
a0
a1
a2
a3
Register data
sclk
sdat
Register address
Direction
mw
mr



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com