| 数据搜索系统,热门电子元器件搜索 |
|
EM260-RTR 数据表(PDF) 5 Page - Silicon image |
|
|
|||||||||||||||||||||||||||||
EM260-RTR 数据表(HTML) 5 Page - Silicon image |
|
5 / 50 page EM260 Page 5 120-0260-000M Rev 1.1 Table 1. Pin Descriptions Pin # Signal Directio n Description 1 VDD_VCO Power 1.8V VCO supply; should be connected to VREG_OUT 2 RF_P I/O Differential (with RF_N) receiver input/transmitter output 3 RF_N I/O Differential (with RF_P) receiver input/transmitter output 4 VDD_RF Power 1.8V RF supply (LNA and PA); should be connected to VREG_OUT 5 RF_TX_ALT_P O Differential (with RF_TX_ALT_N) transmitter output (optional) 6 RF_TX_ALT_N O Differential (with RF_TX_ALT_P) transmitter output (optional) 7 VDD_IF Power 1.8V IF supply (mixers and filters); should be connected to VREG_OUT 8 BIAS_R I Bias setting resistor 9 VDD_PADSA Power Analog pad supply (1.8V); should be connected to VREG_OUT 10 TX_ACTIVE O Logic-level control for external RX/TX switch The EM260 baseband controls TX_ACTIVE and drives it high (1.8V) when in TX mode. (Refer to Table 6 and section 4.2.2.) 11 nRESET I Active low chip reset (internal pull-up) 12 VREG_OUT Power Regulator output (1.8V) 13 VDD_PADS Power Pads supply (2.1 – 3.6V) 14 VDD_CORE Power 1.8V digital core supply; should be connected to VREG_OUT 15 nSSEL_INT I SPI Slave Select Interrupt (from Host to EM260) When using the SPI interface, this signal must be connected to nSSEL (Pin 21) nCTS I UART Clear To Send (enables EM260 transmission) When using the UART interface, this signal should be left unconnected if not used. 16 N.C. I When using the SPI interface, this signal is left not connected. nRTS O UART Request To Send (enables Host transmission) When using the UART interface, this signal should be left unconnected if not used. 17 MOSI I SPI Data, Master Out / Slave In (from Host to EM260) N.C. I When using the UART interface, this signal is left not connected. 18 MISO O SPI Data, Master In / Slave Out (from EM260 to Host) N.C. I When using the UART interface, this signal is left not connected. 19 VDD_PADS Power Pads supply (2.1 – 3.6V) 20 SCLK I SPI Clock (from Host to EM260) N.C. I When using the UART interface, this signal is left not connected. 21 nSSEL I SPI Slave Select (from Host to EM260) N.C. I When using the UART interface, this signal is left not connected. 22 PTI_EN O Frame signal of Packet Trace Interface (PTI) 23 PTI_DATA O Data signal of Packet Trace Interface (PTI) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |