AS3709 datasheet(23/74 Pages) AMSCO

23 / 74 page

ams Datasheet, Confidential: 2013-Aug [1-02]

AS3709 – 23

Detaile d Desc ri p t ion - P o w e r M a nagemen t Fu nc tions

Figure 30:

Universal IO LDO Electrical Characteristics

Low Power LDO V2_5 Regulator

The low power LDO V2_5 is needed to supply the chip core

(analog and digital) of the device. It is designed to get the

lowest possible power consumption and still offering

reasonable characteristics. To ensure high PSRR and stability, a

low-ESR ceramic capacitor of min. 0.7μF must be connected to

the output.

Parameter

Figure 31:

Low Power V2_5 LDO Electrical Characteristics

Figure 32:

Universal IO LDO Electrical Characteristics

Symbol

Parameter

Note

Min

Typ

Max

Unit

COUT_LDOx

Output Capacitor

Ceramic X5R or X7R

0.7

2.2

μF

CVIN_LDOx

Input Capacitor

Ceramic X5R or X7R

2.2

μF

Symbol

Parameter

Note

Min

Typ

Max

Unit

Supply Voltage Range

See VSUP

VOUT

Output Voltage

2.4

2.5

2.6

RON

On resistance

Guaranteed by design

IOFF

Shut down current

100

Quiescent Current

Guaranteed by design,

consider chip internal

load for measurements

3μA

tSTART

Startup time

200

μs

Symbol

Parameter

Note

Min

Typ

Max

Unit

CV2_5

Output Capacitor

Ceramic X5R or X7R

0.7

μF

AS3709 数据表(PDF) 23 Page - ams AG

AS3709 数据表(HTML) 23 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载

链接网址

AS3709 数据表(PDF) 23 Page - ams AG

AS3709 数据表(HTML) 23 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表 下载

链接网址

数据表下载