AS3709 datasheet(49/74 Pages) AMSCO

49 / 74 page

ams Datasheet, Confidential: 2013-Aug [1-02]

AS3709 – 49

Reg i st er Description

Figure 67:

Reg_control Register (Address 24h)

Figure 68:

GPIOctrl_sd Register (Address 25h)

Addr: 24h

Reg_control

Bit

Bit Name

Default

Access

Bit Description

7:4

reg2_select

'b1111

Selects regulator for mapping feature; if reg_select2

≥

0Ch, then feature is disabled.

3:0

reg1_select

'b1111

Selects regulator for mapping feature; if reg_select1

≥

0Ch, then feature is disabled.

Addr: 25h

GPIOctrl_sd

Bit

Bit Name

Default

Access

Bit Description

7:6

gpio_ctrl_sd4

'b00

Enable GPIO control of DCDC SD4. GPIO ctrl only

enabled,

if sd4_vsel > 0

0 : No GPIO control

1 : Controlled by GPIO1

2 : Controlled by GPIO2

3 : NA

5:4

gpio_ctrl_sd3

'b00

Enable GPIO control of DCDC SD3. GPIO ctrl only

enabled,

if sd3_vsel > 0

0 : No GPIO control

1 : Controlled by GPIO1

2 : Controlled by GPIO2

3 : NA

3:2

gpio_ctrl_sd2

'b00

Enable GPIO control of DCDC SD2. GPIO ctrl only

enabled,

if sd2_vsel > 0

0 : No GPIO control

1 : Controlled by GPIO1

2 : Controlled by GPIO2

3 : NA

1:0

gpio_ctrl_sd1

'b00

Enable GPIO control of DCDC SD1. GPIO ctrl only

enabled,

if sd1_vsel > 0

0 : No GPIO control

1 : Controlled by GPIO1

2 : Controlled by GPIO2

3 : NA

AS3709 数据表(PDF) 49 Page - ams AG

AS3709 数据表(HTML) 49 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载

链接网址

AS3709 数据表(PDF) 49 Page - ams AG

AS3709 数据表(HTML) 49 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表 下载

链接网址

数据表下载