PM0044 datasheet(9/162 Pages) STMICROELECTRONICS

9 / 162 page

PM0044

STM8 architecture

Doc ID 13590 Rev 3

9/162

STM8 architecture

The 8-bit STM8 Core is designed for high code efficiency. It contains 6 internal registers, 20

addressing modes and 80 instructions. The 6 internal registers include two 16-bit Index

registers, an 8-bit Accumulator, a 24-bit Program Counter, a 16-bit Stack Pointer and an 8-

bit Condition Code register. The two Index registers X and Y enable Indexed Addressing

modes with or without offset, along with read-modify-write type data manipulation. These

registers simplify branching routines and data/arrays modifications.

The 24-bit Program Counter is able to address up to 16-Mbyte of RAM, ROM or Flash

memory. The 16-bit Stack Pointer provides access to a 64K-level Stack. The Core also

includes a Condition Code register providing 7 Condition flags that indicate the result of the

last instruction executed.

The 20 Addressing modes, including Indirect Relative and Indexed addressing, allow

sophisticated branching routines or CASE-type functions. The Indexed Indirect Addressing

mode, for instance, permits look-up tables to be located anywhere in the address space,

thus enabling very flexible programming and compact C-based code. The stack pointer

relative addressing mode permits optimized C compiler stack model for local variables and

parameter passing.

The Instruction Set is 8-bit oriented with a 2-byte average instruction size. This Instruction

Set offers, in addition to standard data movement and logic/arithmetic functions, 8-bit by 8-

bit multiplication, 16-bit by 8-bit and 16-bit by 16-bit division, bit manipulation, data transfer

between Stack and Accumulator (Push / Pop) with direct stack access, as well as data

transfer using the X and Y registers or direct memory-to-memory transfers.

The number of Interrupt vectors can vary up to 32, and the interrupt priority level may be

managed by software providing hardware controlled nested capability. Some peripherals

include Direct Memory Access (DMA) between serial interfaces and memory. Support for

slow memories allows easy external code execution through serial or parallel interface

(ROMLESS products for instance).

The STM8 has a high energy-efficient architecture, based on a Harvard architecture and

pipelined execution. A 32-bit wide program memory bus allows most of the instructions to be

fetched in 1 CPU cycle. Moreover, as the average instruction length is 2 bytes, this allows for

a reduction in the power consumption by only accessing the program memory half of the

time, on average. The pipelined execution allowed the execution time to be minimized,

ensuring high system performance, when needed, together with the possibility to reduce the

overall energy consumption, by using different power saving operating modes. Power-saving

can be managed under program control by placing the device in SLOW, WAIT, SLOW-WAIT,

ACTIVE-HALT or HALT mode (see product datasheet for more details).

PM0044 数据表(PDF) 9 Page - STMicroelectronics

PM0044 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载