AN4471 datasheet(9/39 Pages) STMICROELECTRONICS

9 / 39 page

DocID026197 Rev 1

9/39

AN4471

Hardware layout and configuration

Once the FPGA has been configured, the LED DONE (D23) turns on and the FPGA state

machine enters the idle state (LED D4 turns on).

In order to generate a programmed waveform, the user selects the desired waveform (refer

to Section 3.4.1) through the Program button. The selected program is given by the

illumination of its corresponding LED (D6, D8, … D21 represent Program 0, Program 1, …

Program 15, respectively). Program selection loops back to Program 0 after the last

installed program.

By pressing the START button, the selected program starts running and the START LED

(D2) turns on. When the program ends, the FPGA returns to the IDLE state (LED D4 is on).

If a continuous wave program has been selected, the STOP button must be pressed to stop

program execution. The FPGA returns to the idle state and the STOP LED (D3) turns on.

The LEDs associated with FPGA operations are described in Table 7.

The FPGA state machine can be also controlled by an external digital device through the

FPGA USER I/O connector (J7), see Table 24 for the naming and pinout positioning of the

J35 and

J36

Configure J35 and J36 to setup outputs idle state as follows:

(default setting: Not Mounted)

High Z

J35 and J36

unfitted

Clamp / TRswitch

J35 fitted,

J36 unfitted

High Z

J35 and J36

fitted

Clamp

J35 unfitted,

J36 fitted

J37

Configure J37 to connect FPGA outputs to STHV800

(default setting: Not mounted)

Fitted: disconnect FPGA outputs (High Z)

Unfitted: connect FPGA outputs

Table 7. FPGA LED

Color

Name

Description

Green

START

A program is running following activation of the start

button SW5.

Green

STOP

The stop button SW4 has been pressed.

Green

IDLE

The FPGA state machine is in the idle state.

Red

ERROR

An error has occurred during FPGA state machine

execution.

D23

Green

DONE

The FPGA has been successfully configured.

D6-D21

Yellow

PROG 0-15

The corresponding program is selected

Table 6. FPGA jumper (continued)

Description

AN4471 数据表(PDF) 9 Page - STMicroelectronics

AN4471 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载

链接网址

AN4471 数据表(PDF) 9 Page - STMicroelectronics

AN4471 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表 下载

链接网址

数据表下载