数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AN4471 数据表(PDF) 28 Page - STMicroelectronics

部件名 AN4471
功能描述  STEVAL-IME009V1 evaluation board based on the STHV800 high voltage pulser
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

AN4471 数据表(HTML) 28 Page - STMicroelectronics

Back Button AN4471 Datasheet HTML 24Page - STMicroelectronics AN4471 Datasheet HTML 25Page - STMicroelectronics AN4471 Datasheet HTML 26Page - STMicroelectronics AN4471 Datasheet HTML 27Page - STMicroelectronics AN4471 Datasheet HTML 28Page - STMicroelectronics AN4471 Datasheet HTML 29Page - STMicroelectronics AN4471 Datasheet HTML 30Page - STMicroelectronics AN4471 Datasheet HTML 31Page - STMicroelectronics AN4471 Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 39 page
background image
Connectors
AN4471
28/39
DocID026197 Rev 1
Two right-angle, 12-pin (2 x 6 female) Peripheral module (PMOD) headers (J8, J9) are
interfaced with the FPGA, with each header providing 3.3 V power, ground and eight I/O's,
see Table 25 and Table 26. These headers may be utilized as general-purpose I/Os or may
be used to interface to PMODs to enable additional user customization. J8 and J9 are
placed in close proximity (0'9" - centers) on the PCB in order to support dual PMODs.
The STEVAL-IME009V1 evaluation board supports the serial peripheral interface (SPI
Flash) method of configuring the FPGA. The default configuration mode (determined by
pull-up/pull-down resistors R17, R18, R21, and R22) is “Master Serial / SPI” mode, which
allows the FPGA to be configured from the SPI Flash device. Spartan-6 devices have a
dedicated four-wire JTAG port (always available to the FPGA regardless of the mode pin
settings) that enables the Boundary-scan configuration method.
Configuring the FPGA via Boundary-scan requires a JTAG download cable to be attached to
the 14-pin 2 mm spaced keyed header J11 (to be mounted) with a ribbon cable. Resistors
RN1, R41 - R44 and diode D22 must also be mounted.
Jumper J13 is used to prevent FPGA programming from the configuration source. It must be
open (default) to enable FPGA programming. LED D23, labeled “DONE” on the board,
illuminates to indicate when the FPGA has been successfully configured.
Table 26. FPGA PMOD connectors (J9) not mounted on the board
Pin number
Description
Pin number
Description
1
Not used
2
Not used
3
Not used
4
Not used
5
GND
6
3.3 V
7
Not used
8
Not used
9
Not used
10
Not used
11
GND
12
3.3 V
Table 27. FPGA JTAG connectors (J11) not mounted on the board
Pin number
Description
Pin number
Description
1
GND
2
3.3 V
3
GND
4
TMS
5
GND
6
TCK
7
GND
8
TDO
9
GND
10
TDI
11
GND
12
Not used
13
GND
14
Not used



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com