数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC3853 数据表(PDF) 28 Page - Linear Technology

部件名 LTC3853
功能描述  Triple Output, Multiphase Synchronous Step-Down Controller
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC3853 数据表(HTML) 28 Page - Linear Technology

Back Button LTC3853_15 Datasheet HTML 24Page - Linear Technology LTC3853_15 Datasheet HTML 25Page - Linear Technology LTC3853_15 Datasheet HTML 26Page - Linear Technology LTC3853_15 Datasheet HTML 27Page - Linear Technology LTC3853_15 Datasheet HTML 28Page - Linear Technology LTC3853_15 Datasheet HTML 29Page - Linear Technology LTC3853_15 Datasheet HTML 30Page - Linear Technology LTC3853_15 Datasheet HTML 31Page - Linear Technology LTC3853_15 Datasheet HTML 32Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 36 page
background image
LTC3853
28
3853fc
For more information www.linear.com/LTC3853
PC Board Layout Debugging
Start with one controller at a time. It is helpful to use a
DC-50MHz current probe to monitor the current in the
inductor while testing the circuit. Monitor the output
switchingnode(SWpin)tosynchronizetheoscilloscopeto
the internal oscillator and probe the actual output voltage
as well. Check for proper performance over the operating
voltage and current range expected in the application.
The frequency of operation should be maintained over
the input voltage range down to dropout and until the
output load drops below the low current operation
threshold—typically 10% of the maximum designed cur-
rent level in Burst Mode operation.
The duty cycle percentage should be maintained from
cycletocycleinawell-designed,lownoisePCBimplemen-
tation. Variation in the duty cycle at a subharmonic rate
can suggest noise pickup at the current or voltage sensing
inputs or inadequate loop compensation. Overcompensa-
tion of the loop can be used to tame a poor PC layout if
regulatorbandwidthoptimizationisnotrequired.Onlyafter
each controller is checked for its individual performance
should all controllers be turned on at the same time. A
particularly difficult region of operation is when one con-
troller channel is nearing its current comparator trip point
when another channel is turning on its top MOSFET. This
occurs around 33% and 66% duty cycle on a channel in
triple mode, due to the phasing of the internal clocks and
may cause minor duty cycle jitter.
Reduce VIN from its nominal level to verify operation
of the regulator in dropout. Check the operation of the
undervoltage lockout circuit by further lowering VIN while
monitoring the outputs to verify operation.
Investigate whether any problems exist only at higher out-
put currents or only at higher input voltages. If problems
coincide with high input voltages and low output currents,
look for capacitive coupling between the BOOST, SW, TG,
and possibly BG connections and the sensitive voltage
and current pins. The capacitor placed across the current
sensing pins needs to be placed immediately adjacent to
the pins of the IC. This capacitor helps to minimize the
effects of differential noise injection due to high frequency
capacitive coupling. If problems are encountered with
high current output loading at lower input voltages, look
for inductive coupling between CIN, Schottky and the top
MOSFET components to the sensitive current and voltage
sensing traces. In addition, investigate common ground
path voltage pickup between these components and the
SGND pin of the IC.
Design Example
As a design example for a three channel medium cur-
rent regulator, assume VIN = 12V(nominal), VIN =
20V(maximum), VOUT1 = 5V, VOUT2 = 3.3V, VOUT3 = 1.2V,
IMAX1,2,3 = 5A, and f = 500kHz (see Figure 13).
The regulated output voltages are determined by:
VOUT = 0.8V • 1+
RB
RA


Using 20k 1% resistors from both VFB nodes to ground,
the top feedback resistors are (to the nearest 1% standard
value) 105k, 63.4k and 10k.
Theminimumon-timeoccursonchannel3atthemaximum
VIN, and should not be less than 90ns:
tON(MIN) =
VOUT
VIN(MAX) f
=
1.2V
20V(500kHz)
= 120ns
The frequency is set by biasing the FREQ/PLLFLTR pin to
1.2V (see Figure 10), using a divider from INTVCC. This
voltage will decrease as VIN approaches 5V, lowering the
switching frequency. If a separate 5V supply is connected
to EXTVCC, INTVCC will remain at 5V even if VIN decreases.
The inductance values are based on a 35% ripple current
assumption (1.75A for each channel) at nominal input
voltage:
L
=
VOUT
f • ∆IL(NOM)
1
VOUT
VIN(NOM)
Channel 1 will require 3.3µH, channel 2 will require 2.8µH
and channel 3 will require 1.25µH. The next highest
standard values are 3.3µH, 3.3µH and 1.5µH. At the
maximum input voltage (20V), the ripple will be:
∆IL(MAX) =
VOUT
f • L
1
VOUT
VIN(MAX)
APPLICATIONS INFORMATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com